数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADM706P 数据表(PDF) 4 Page - Analog Devices

部件名 ADM706P
功能描述  3 V, Voltage Monitoring uP Supervisory Circuits
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADM706P 数据表(HTML) 4 Page - Analog Devices

  ADM706P Datasheet HTML 1Page - Analog Devices ADM706P Datasheet HTML 2Page - Analog Devices ADM706P Datasheet HTML 3Page - Analog Devices ADM706P Datasheet HTML 4Page - Analog Devices ADM706P Datasheet HTML 5Page - Analog Devices ADM706P Datasheet HTML 6Page - Analog Devices ADM706P Datasheet HTML 7Page - Analog Devices ADM706P Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
REV. A
–4–
ADM706P/R/S/T, ADM708R/S/T
PIN FUNCTION DESCRIPTIONS
Pin No.
Pin No.
Mnemonic
ADM706
ADM708
Function
MR
1
1
Manual Reset Input. When taken below 0.6 V a RESET is generated.
MR can be
driven from TTL, CMOS logic or from a manual reset switch as it is internally
debounced. An internal 70
µA pull-up current holds the input high when floating.
VCC
2
2
Power Supply Input.
GND
3
3
0 V. Ground reference for all signals.
PFI
4
4
Power Fail Input. PFI is the noninverting input to the Power Fail Comparator.
When PFI is less than 1.25 V, PFO goes low. If unused, PFI should be connected
to GND.
PFO
5
5
Power Fail Output.
PFO is the output from the Power Fail Comparator. It goes
low when PFI is less than 1.25 V.
WDI
6
N/A
Watchdog Input. WDI is a three level input. If WDI remains either high or low
for longer than the watchdog timeout period, the watchdog output
WDO goes
low. The timer resets with each transition at the WDI input. Either a high-to-low
or a low-to-high transition will clear the counter. The internal timer is also
cleared whenever reset is asserted. The Watchdog Timer is disabled when WDI is
left floating or connected to a three-state buffer.
NC
N/A
6
No Connect.
RESET
7 (R/S/T Only)
7
Logic Output.
RESET goes low for 200 ms when triggered. It can be triggered
either by VCC being below the reset threshold or by a low signal on the manual
reset (
MR) input. RESET will remain low whenever V
CC is below the reset
threshold. It remains low for 200 ms after VCC goes above the reset threshold or
MR goes from low to high. A watchdog timeout will not trigger RESET unless
WDO is connected to MR.
RESET
7 (P Only)
8
Logic Output. RESET is an active high output suitable for systems which use
active high RESET logic. It is the inverse of
RESET.
WDO
8
N/A
Logic Output. The Watchdog Output,
WDO, goes low if the internal watchdog
timer times out as a result of inactivity on the WDI input. It remains low until
the watchdog timer is cleared.
WDO also goes low during low line conditions.
Whenever VCC is below the reset threshold, WDO remains low. As soon as VCC
goes above the reset threshold,
WDO goes high immediately.
PIN CONFIGURATIONS
MR
VCC
GND
PFI
WDO
RESET
WDI
PFO
1
2
3
4
8
7
6
5
TOP VIEW
(Not to Scale)
ADM706
P
MR
VCC
GND
PFI
NC = NO CONNECT
RESET
RESET
NC
PFO
1
2
3
4
8
7
6
5
TOP VIEW
(Not to Scale)
ADM708
R/S/T
MR
VCC
GND
PFI
WDO
RESET
WDI
PFO
1
2
3
4
8
7
6
5
TOP VIEW
(Not to Scale)
ADM706
R/S/T



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com