ADSP2184 datasheet(24/31 Pages) AD

24 / 31 page

ADSP-2184

–24–

REV. 0

TIMING PARAMETERS

Parameter

Min

Max

Unit

IDMA Read, Long Read Cycle

Timing Requirements:

tIKR

IACK Low before Start of Read1

0ns

tIRK

End of Read after

IACK Low

Switching Characteristics:

tIKHR

IACK High after Start of Read1

tIKDS

IAD15–0 Data Setup before

IACK Low

0.5 tCK – 10

tIKDH

IAD15–0 Data Hold after End of Read2

0ns

tIKDD

IAD15–0 Data Disabled after End of Read2

tIRDE

IAD15–0 Previous Data Enabled after Start of Read

tIRDV

IAD15–0 Previous Data Valid after Start of Read

tIRDH1

IAD15–0 Previous Data Hold after Start of Read (DM/PM1)3

2 tCK – 5

tIRDH2

IAD15–0 Previous Data Hold after Start of Read (PM2)4

tCK – 5

NOTES

1Start of Read =

IS Low and IRD Low.

2End of Read =

IS High or IRD High.

3DM read or first half of PM read.

4Second half of PM read.

tIRK

tIKR

DATA

READ

DATA

tIKHR

tIKDS

tIRDV

tIRDH

tIKDD

tIRDE

tIKDH

IAD 15–0

IACK

IRD

Figure 18. IDMA Read, Long Read Cycle

ADSP2184 数据表(PDF) 24 Page - Analog Devices

ADSP2184 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

数据表下载