| 数据搜索系统,热门电子元器件搜索 |
|
LTP5901 数据表(PDF) 21 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTP5901 数据表(HTML) 21 Page - Linear Technology |
|
21 / 30 page ![]() A d v a nce d I n fo rm a t i o n Eterna Datasheet Linear Technology / Dust Networks 21 8.9 UART AC Characteristics The following characteristics are measured with VSUPPLY = 3.6 V at 25 °C, unless otherwise specified. Table 14 UART Timing Values Parameter Conditions Min Typ Max Unit tRX_BAUD Deviation from baud rate –2 +2 % tTX_BAUD Deviation from baud rate –1 +1 % tRX_RTS_R to RX_CTS Assertion of UART_RX_RTSn to assertion of UART_RX_CTSn, or negation of UART_RX_RTSn to negation of UART_RX_CTSn 0 22 ms tCTS_R to RX Assertion of UART_RX_CTSn to start of byte 0 20 ms tEOP to RX_RTS End of packet (end of the last stop bit) to negation of UART_RX_RTSn 0 22 ms tTX_RTS_T to TX_CTS Assertion of UART_TX_RTSn to assertion of UART_TX_CTSn, or negation of UART_TX_RTSn to negation of UART_TX_CTSn 0 22 ms tTX_CTS_T to TX Assertion of UART_TX_CTSn to start of byte 0 2 bit period tEOP to TX_RTS End of packet (end of the last stop bit) to negation of UART_TX_RTSn 0 1 bit period tRX_INTERBYTE Receive Inter-byte delay 100 ms tTX to TX_CTS Start of byte to negation of UART_TX_CTSn 0 ms tINTERPACKET Transmit and Receive Inter-packet delay (Mode 4 only) 100 ms Figure 16 UART Timing |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |