XPC855TCZP50D4 datasheet(57/76 Pages) MOTOROLA

57 / 76 page

MOTOROLA

MPC860 Family Hardware Speciﬁcations

Ethernet Electrical Specifications

Figure 11-56. HDLC Bus Timing Diagram

11.7 Ethernet Electrical Speciﬁcations

Table 11-20 provides the Ethernet timings as shown in Figure 11-57 through Figure 11-61.

Table 11-20. Ethernet Timing

Num

Characteristic

All Frequencies

Unit

Min

Max

120

CLSN width high

—

121

RCLK1 rise/fall time

—

122

RCLK1 width low

—

123

RCLK1 clock period 1

120

124

RXD1 setup time

—

125

RXD1 hold time

—

126

RENA active delay (from RCLK1 rising edge of the last data bit)

—

127

RENA width low

100

—

128

TCLK1 rise/fall time

—

129

TCLK1 width low

—

130

TCLK1 clock period1

101

131

TXD1 active delay (from TCLK1 rising edge)

132

TXD1 inactive delay (from TCLK1 rising edge)

133

TENA active delay (from TCLK1 rising edge)

TCLK1

CTS1

(Echo Input)

102

100

104

TxD1

(Output)

102

101

RTS1

(Output)

103

104

107

105

XPC855TCZP50D4 数据表(PDF) 57 Page - Motorola, Inc

XPC855TCZP50D4 数据表(HTML) 57 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载