STM32F415VG datasheet(76/186 Pages) STMICROELECTRONICS

76 / 186 page

Electrical characteristics

STM32F415xx, STM32F417xx

76/186

DocID022063 Rev 4

5.1.6

Power supply scheme

Figure 21. Power supply scheme

1. Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These

capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the

PCB to ensure the good functionality of the device.

2. To connect BYPASS_REG and PDR_ON pins, refer to Section 2.2.16: Voltage regulator and Table 2.2.15:

Power supply supervisor.

3. The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the

voltage regulator is OFF.

4. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.

5. VDDA=VDD and VSSA=VSS.

MS19911V2

Backup circuitry

(OSC32K,RTC,

Wakeup logic

Backup registers,

backup RAM)

Kernel logic

(CPU, digital

& RAM)

Analog:

RCs,

PLL,..

Power

switch

VBAT

GPIOs

OUT

15 × 100 nF

+ 1 × 4.7 μF

VBAT =

1.65 to 3.6V

Voltage

regulator

VDDA

ADC

Logic

VDD

100 nF

+ 1 μF

Flash memory

VCAP_1

VCAP_2

2 × 2.2 μF

BYPASS_REG

PDR_ON

Reset

controller

VDD

1/2/...14/15

VSS

1/2/...14/15

VDD

VREF+

VREF-

VSSA

VREF

100 nF

+ 1 μF

STM32F415VG 数据表(PDF) 76 Page - STMicroelectronics

STM32F415VG 数据表(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载