数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD7621 数据表(PDF) 5 Page - Analog Devices

部件名 AD7621
功能描述  16-Bit, 2 LSB INL, 3 MSPS PulSAR짰 ADC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7621 数据表(HTML) 5 Page - Analog Devices

  AD7621 Datasheet HTML 1Page - Analog Devices AD7621 Datasheet HTML 2Page - Analog Devices AD7621 Datasheet HTML 3Page - Analog Devices AD7621 Datasheet HTML 4Page - Analog Devices AD7621 Datasheet HTML 5Page - Analog Devices AD7621 Datasheet HTML 6Page - Analog Devices AD7621 Datasheet HTML 7Page - Analog Devices AD7621 Datasheet HTML 8Page - Analog Devices AD7621 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
AD7621
Rev. 0 | Page 5 of 32
TIMING SPECIFICATIONS
AVDD = DVDD = 2.5 V; OVDD = 2.3 V to 3.6 V; VREF = 2.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (Refer to Figure 31 and Figure 32)
Convert Pulse Width
t1
15
701
ns
Time Between Conversions (Warp2 Mode/Normal Mode/Impulse Mode)3
t2
333/500/800
ns
CNVST Low to BUSY High Delay
t3
23
ns
BUSY High All Modes (Except Master Serial Read After Convert)
t4
283/430/560
ns
Aperture Delay
t5
1
ns
End of Conversion to BUSY Low Delay
t6
10
ns
Conversion Time (Warp Mode/Normal Mode/Impulse Mode)
t7
283/430/560
ns
Acquisition Time (Warp Mode/Normal Mode/Impulse Mode)
t8
50/70/50
ns
RESET Pulse Width
t9
15
ns
RESET Low to BUSY High Delay4
t38
10
ns
BUSY High Time from RESET Low4
t39
600
ns
PARALLEL INTERFACE MODES (Refer to Figure 33 and Figure 35)
CNVST Low to DATA Valid Delay
t10
283/430/560
ns
(Warp Mode/Normal Mode/Impulse Mode)
DATA Valid to BUSY Low Delay
t11
2
ns
Bus Access Request to DATA Valid
t12
20
ns
Bus Relinquish Time
t13
2
15
ns
MASTER SERIAL INTERFACE MODES5 (Refer to Figure 37 and Figure 38)
CS Low to SYNC Valid Delay
t14
10
ns
CS Low to Internal SCLK Valid Delay5
t15
10
ns
CS Low to SDOUT Delay
t16
10
ns
CNVST Low to SYNC Delay
(Warp Mode/Normal Mode/Impulse Mode)
t17
12/137/263
ns
SYNC Asserted to SCLK First Edge Delay
t18
0.5
ns
Internal SCLK Period6
t19
8
12
ns
Internal SCLK High6
t20
2
ns
Internal SCLK Low6
t21
3
ns
SDOUT Valid Setup Time6
t22
1
ns
SDOUT Valid Hold Time6
t23
0
ns
SCLK Last Edge to SYNC Delay6
t24
0
ns
CS High to SYNC HI-Z
t25
10
ns
CS High to Internal SCLK HI-Z
t26
10
ns
CS High to SDOUT HI-Z
t27
10
ns
BUSY High in Master Serial Read after Convert6
t28
See Table 4
CNVST Low to SYNC Asserted Delay (All Modes)
t29
275/400/500
ns
SYNC Deasserted to BUSY Low Delay
t30
13
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com