| 数据搜索系统,热门电子元器件搜索 |
|
HT56RB27 数据表(PDF) 84 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT56RB27 数据表(HTML) 84 Page - Holtek Semiconductor Inc |
|
84 / 153 page ![]() overflows. When the interrupt is enabled, the stack is not full and the Timer/Event Counter 2 or Timer/Event counter 3 overflows, a subroutine call to the Multi-function interrupt vector at location 28H, will take place. When the Timer/Event 2 or Timer/Event counter 3 interrupt is serviced, the EMI bit will be cleared to disable other interrupts, however only the MFF interrupt request flag will be reset. As the T2F or T3F flag will not be automatically reset, it has to be cleared by the application program. A/D Interrupt The A/D Interrupt is contained within the Multi-function Interrupt. For an A/D Interrupt to be generated, the global interrupt enable bit EMI and the A/D Interrupt enable bit EADI must first be set. An actual A/D Interrupt will take place when the A/D Interrupt request flag, ADF, is set, a situation that will occur when the A/D conversion process has finished. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D interrupt vector at location 20H, will take place. When the A/D Interrupt is serviced, the A/D interrupt request flag ADF will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Smart Card Interrupt For a Smart Card Interrupt to be generated, the global interrupt enable bit EMI must first be set as well as one of the associated Smart Card event Interrupt enable bits. The Smart Card events that will generate an interrupt include situations such as a Card voltage error, a Card current overload, a waiting timer overflow, a parity error, a transmit buffer empty or an end of transmission or reception. Once one of the associated Smart Card event interrupt enable control bits is set, it will automatically set the CRDE bit to 1 to enable the related Smart Card interrupt. An actual Smart Card Interrupt will take place when the Smart Card Interrupt request flag, CRDF, is set, a situation that will occur when a Smart Card event has occurred. When the interrupt is enabled, the stack is not full and a Smart Card event has occurred, a subroutine call to the Smart Card interrupt vector at location 04H, will take place. When the Smart Card Interrupt is serviced, the Smart Card interrupt request flag CRDF will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Smart Card Insertion/Removal Interrupt For a Smart Card Insertion/Removal Interrupt to be generated, the global interrupt enable bit EMI and the Smart Card Insertion/Removal interrupt enable bit CIRE must first be set. An actual Smart Card Insertion/Removal Interrupt will take place when the Smart Card Insertion/Removal Interrupt request flag, SCIRF, is set, a situation that will occur when the Smart Card has been inserted or removed. When the interrupt is enabled, the stack is not full and the Smart Card has been inserted or removed, a subroutine call to the Smart Card Insertion/Removal Interrupt vector at location 1CH, will take place. When the Smart Card Insertion/Removal Interrupt is serviced, the Smart Card Insertion/Removal interrupt request flag SCIRF will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. SIM (SPI/I 2C Interface) Interrupts The two SIM (SPI/I 2C ) interrupts named SIM0 interrupt and SIM1 interrupt are contained within the Multi-function 0 Interrupt and Multi-function 1 Interrupt respectively. For an SIM (SPI/I 2C interface) interrupt to occur, the global interrupt enable bit named EMI, the associated SIM interrupt enable control bit named ESIM0 or ESIM1 and the Multi-function interrupt enable bit named EMF0I or EMF1I must be first set. An actual SIM (SPI/I 2C interface) interrupt will take place when the SIM (SPI/I 2C interface) request flag, SIM0F or SIM1F, is set, a situation that will occur when a byte of data has been transmitted or received by the SPI/I 2C interface or when an I2C address match occurs. When the interrupt is enabled, the stack is not full and a byte of data has been Rev. 1.20 84 April 26, 2013 HT56RB27 TinyPowerTM A/D Type Smart Card OTP MCU with DAC, ISO 7816 and USB Interfaces |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |