PBV-R010-0.5 datasheet(8/18 Pages) AVAGO

8 / 18 page

Table 8. Timing Specifications

Unless otherwise noted, TA = -40° C to +105° C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3 V to 5.5 V.

Parameter

Symbol

Min.

Typ.

Max.

Units

Test Conditions/Notes

Fig.

Modulator Clock Output Frequency

fMCLK

MHz

Clock duty cycle 40% to 60%

Data Access Time After MCLK Rising Edge

CL = 15 pF

Data Hold Time After MCLK Rising Edge

CL = 15 pF

Figure 4. Data timing.

Table 9. Package Characteristics

Parameter

Symbol

Min.

Typ.

Max.

Unit

Test Condition

Note

Input-Output Momentary Withstand

Voltage

VISO

5000

Vrms

RH < 50%, t = 1 min; TA = 25° C

1, 2

Input-Output Resistance

RI-O

1012

1013

VI-O = 500 VDC

1011

TA = 100° C

Input-Output Capacitance

CI-O

1.4

f = 1 MHz

Notes:

1. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second (leakage detection

current limit, II-O ≤ 5 mA). This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-

5-5 Insulation Characteristic Table.

2. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous

voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 insulation characteristics table and your equipment level

safety specification.

3. This is a two-terminal measurement: pins 1–4 are shorted together and pins 5–8 are shorted together.

MCLK

MDAT

PBV-R010-0.5 数据表(PDF) 8 Page - AVAGO TECHNOLOGIES LIMITED

PBV-R010-0.5 数据表(HTML) 8 Page - AVAGO TECHNOLOGIES LIMITED

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

数据表下载