数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADM1069ACPZ 数据表(PDF) 6 Page - Analog Devices

部件名 ADM1069ACPZ
功能描述  Super Sequencer with Margining Control
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADM1069ACPZ 数据表(HTML) 6 Page - Analog Devices

Back Button ADM1069ACPZ Datasheet HTML 2Page - Analog Devices ADM1069ACPZ Datasheet HTML 3Page - Analog Devices ADM1069ACPZ Datasheet HTML 4Page - Analog Devices ADM1069ACPZ Datasheet HTML 5Page - Analog Devices ADM1069ACPZ Datasheet HTML 6Page - Analog Devices ADM1069ACPZ Datasheet HTML 7Page - Analog Devices ADM1069ACPZ Datasheet HTML 8Page - Analog Devices ADM1069ACPZ Datasheet HTML 9Page - Analog Devices ADM1069ACPZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
ADM1069
Rev. C | Page 6 of 32
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Standard (Digital Output) Mode (PDO1 to PDO8)
VOH
2.4
V
VPU (pull-up to VDDCAP or VPx) = 2.7 V, IOH = 0.5 mA
4.5
V
VPU to VPx = 6.0 V, IOH = 0 mA
VPU − 0.3
V
VPU ≤ 2.7 V, IOH = 0.5 mA
VOL
0
0.50
V
IOL = 20 mA
IOL2
20
mA
Maximum sink current per PDOx pin
ISINK2
60
mA
Maximum total sink for all PDOx pins
RPULL-UP
16
20
29
kΩ
Internal pull-up
ISOURCE (VPx)2
2
mA
Current load on any VPx pull-ups, that is, total
source current available through any number of
PDO pull-up switches configured onto any one
VPx pin
Three-State Output Leakage Current
10
μA
VPDO = 14.4 V
Oscillator Frequency
90
100
110
kHz
All on-chip time delays derived from this clock
DIGITAL INPUTS (VXx, A0, A1)
Input High Voltage, VIH
2.0
V
Maximum VIN = 5.5 V
Input Low Voltage, VIL
0.8
V
Maximum VIN = 5.5 V
Input High Current, IIH
−1
μA
VIN = 5.5 V
Input Low Current, IIL
1
μA
VIN = 0 V
Input Capacitance
5
pF
Programmable Pull-Down Current, IPULL-DOWN
20
μA
VDDCAP = 4.75 V, TA = 25°C, if known logic state
is required
SERIAL BUS DIGITAL INPUTS (SDA, SCL)
Input High Voltage, VIH
2.0
V
Input Low Voltage, VIL
0.8
V
Output Low Voltage, VOL2
0.4
V
IOUT = −3.0 mA
SERIAL BUS TIMING3
Clock Frequency, fSCLK
400
kHz
Bus Free Time, tBUF
1.3
μs
Start Setup Time, tSU;STA
0.6
μs
Stop Setup Time, tSU;STO
0.6
μs
Start Hold Time, tHD;STA
0.6
μs
SCL Low Time, tLOW
1.3
μs
SCL High Time, tHIGH
0.6
μs
SCL, SDA Rise Time, tR
300
ns
SCL, SDA Fall Time, tF
300
ns
Data Setup Time, tSU;DAT
100
ns
Data Hold Time, tHD;DAT
5
ns
Input Low Current, IIL
1
μA
VIN = 0 V
SEQUENCING ENGINE TIMING
State Change Time
10
μs
1 At least one of the VH, VPx pins must be ≥ 3.0 V to maintain the device supply on VDDCAP.
2 Specification is not production tested but is supported by characterization data at initial product release.
3 Timing specifications are guaranteed by design and supported by characterization data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com