| 数据搜索系统,热门电子元器件搜索 |
|
STM32F100RC 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F100RC 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 98 page ![]() STM32F100xC, STM32F100xD, STM32F100xE Description Doc ID 15081 Rev 7 13/98 2.2 Overview 2.2.1 ARM® Cortex™-M3 core with embedded Flash and SRAM The ARM Cortex™-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts. The ARM Cortex™-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices. The STM32F100xx value line family having an embedded ARM core, is therefore compatible with all ARM tools and software. 2.2.2 Embedded Flash memory Up to 512 Kbytes of embedded Flash memory is available for storing programs and data. 2.2.3 CRC (cyclic redundancy check) calculation unit The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial. Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link- time and stored at a given memory location. 2.2.4 Embedded SRAM Up to 32 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. 2.2.5 FSMC (flexible static memory controller) The FSMC is embedded in the high-density value line family. It has four Chip Select outputs supporting the following modes: SRAM, PSRAM, and NOR. Functionality overview: ● The three FSMC interrupt lines are ORed in order to be connected to the NVIC ● No read FIFO ● Code execution from external memory ● No boot capability ● The targeted frequency is HCLK/2, so external access is at 12 MHz when HCLK is at 24 MHz 2.2.6 LCD parallel interface The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |