DSPIC33FJMC202ESS datasheet(17/330 Pages) MICROCHIP

17 / 330 page

DS70283K-page 17

dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304

3.0

CPU

The dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304

CPU module has a 16-bit (data) modified Harvard

architecture with an enhanced instruction set, including

significant support for DSP. The CPU has a 24-bit

instruction word with a variable length opcode field. The

Program Counter (PC) is 23 bits wide and addresses up

to 4M x 24 bits of user program memory space. The

actual amount of program memory implemented varies

by device. A single-cycle instruction prefetch mechanism

is used to help maintain throughput and provides

predictable execution. All instructions execute in a single

cycle, with the exception of instructions that change the

program flow, the double-word move (MOV.D) instruction

and the table instructions. Overhead-free program loop

constructs are supported using the DO and REPEAT

instructions, both of which are interruptible at any point.

The dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304

devices have sixteen, 16-bit working registers in the

programmer’s model. Each of the working registers can

serve as a data, address or address offset register. The

16th working register (W15) operates as a software Stack

Pointer (SP) for interrupts and calls.

There are two classes of instruction in the

dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304

devices: MCU and DSP. These two instruction classes

are seamlessly integrated into a single CPU. The

instruction set includes many addressing modes and is

designed for optimum C compiler efficiency. For most

instructions,

the

dsPIC33FJ32MC202/204

and

dsPIC33FJ16MC304 is capable of executing a data (or

program data) memory read, a working register (data)

read, a data memory write and a program (instruction)

memory read per instruction cycle. As a result, three

parameter instructions can be supported, allowing

A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and

the

programmer’s

model

for

the

dsPIC33FJ32MC202/204 and dsPIC33FJ16MC304 is

shown in Figure 3-2.

3.1

Data Addressing Overview

The data space can be addressed as 32K words or

64 Kbytes and is split into two blocks, referred to as X

and Y data memory. Each memory block has its own

independent Address Generation Unit (AGU). The

MCU class of instructions operates solely through the

X memory AGU, which accesses the entire memory

map as one linear data space. Certain DSP instructions

operate through the X and Y AGUs to support dual

operand reads, which splits the data address space

into two parts. The X and Y data space boundary is

device-specific.

Overhead-free circular buffers (Modulo Addressing

mode) are supported in both X and Y address spaces.

The Modulo Addressing removes the software

boundary checking overhead for DSP algorithms.

Furthermore, the X AGU circular addressing can be

used with any of the MCU class of instructions. The X

AGU also supports Bit-Reversed Addressing to greatly

simplify input or output data reordering for radix-2 FFT

algorithms.

The upper 32 Kbytes of the data space memory map

can optionally be mapped into program space at any

16K program word boundary defined by the 8-bit

Program Space Visibility Page register (PSVPAG). The

program-to-data-space mapping feature lets any

instruction access program space as if it were data

space.

3.2

DSP Engine Overview

The DSP engine features a high-speed 17-bit by 17-bit

multiplier, a 40-bit ALU, two 40-bit saturating

accumulators and a 40-bit bidirectional barrel shifter.

The barrel shifter is capable of shifting a 40-bit value up

to 16 bits right or left, in a single cycle. The DSP

instructions operate

seamlessly with

all

other

instructions and have been designed for optimal

real-time performance. The MAC instruction and other

associated instructions can concurrently fetch two data

operands from memory while multiplying two W

registers and accumulating and optionally saturating

the result in the same cycle. This instruction

functionality requires that the RAM data space be split

for these instructions and linear for all others. Data

space partitioning is achieved in a transparent and

flexible manner through dedicating certain working

registers to each address space.

Note 1: This data sheet summarizes the features

of the dsPIC33FJ32MC202/204 and

dsPIC33FJ16MC304 family of devices. It

is not intended to be a comprehensive

reference source. To complement the

information in this data sheet, refer to

Section 2. “CPU” (DS70204) of the

“dsPIC33F/PIC24H Family Reference

Manual”, which is available from the

Microchip web site (www.microchip.com).

2: Some registers and associated bits

described in this section may not be

available on all devices. Refer to

Section 4.0 “Memory Organization” in

this data sheet for device-specific register

and bit information.

DSPIC33FJMC202ESS 数据表(PDF) 17 Page - Microchip Technology

DSPIC33FJMC202ESS 数据表(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载