MCP4341T502ESLASHML datasheet(60/80 Pages) MICROCHIP

60 / 80 page

MCP434X/436X

DS22233A-page 60

7.9

Modify Write Protect or WiperLock

Technology (High Voltage)

Enable and Disable

This command is a special case of the High Voltage

Decrement Wiper and High Voltage Increment Wiper

commands to the non-volatile memory locations 02h,

03h, and 0Fh. This command is used to enable or

disable either the software Write Protect, wiper 0, wiper

1, wiper 2 and wiper 3 WiperLock Technology.

Table 7-6 shows the memory addresses, the High

Voltage command and the result of those commands

on the non-volatile WP, WL0 WL1, WL2, or WL3 bits.

The format of the command is shown in Figure 7-8

(Enable) or Figure 7-6 (Disable).

7.9.1

SINGLE ENABLE WRITE PROTECT

OR WIPERLOCK TECHNOLOGY

(HIGH VOLTAGE)

Figure 6-4

through

Figure 6-5

show

possible

waveforms for a single Modify Write Protect or

WiperLock Technology command.

A Modify Write Protect or WiperLock Technology

Command will only start an EEPROM write cycle (twc)

after a properly formatted Command (8-clocks) has

been received and the CS pin transitions to the inactive

state (VIH).

After the CS pin is driven inactive (VIH), the serial

interface may immediately be re-enabled by driving the

CS pin to the active state (VILor VIHH).

During an EEPROM write cycle, only serial commands

to Volatile memory (addresses 00h, 01h, 04h, 05h, 06h,

07h, and 0Ah) are accepted. All other serial commands

are ignored until the EEPROM write cycle (twc) com-

pletes. This allows the Host Controller to operate on the

Volatile Wiper registers and the TCON register, and to

Read the Status Register. The EEWA bit in the Status

Cycle.

TABLE 7-6:

ADDRESS MAP TO MODIFY WRITE PROTECT AND WIPERLOCK TECHNOLOGY

Memory

Address

Command’s and Result

High Voltage Decrement Wiper

High Voltage Increment Wiper

00h

Wiper 0 register is decremented

Wiper 0 register is incremented

01h

Wiper 1 register is decremented

Wiper 1 register is incremented

02h

WL0 is enabled

WL0 is disabled

03h

WL1 is enabled

WL1 is disabled

04h (1)

TCON0 register not changed, CMDERR bit is

set

TCON0 register not changed, CMDERR bit is

set

05h (1)

STATUS register not changed, CMDERR bit is

set

STATUS register not changed, CMDERR bit is

set

06h

Wiper 2 register is decremented

Wiper 2 register is incremented

07h

Wiper 3 register is decremented

Wiper 3 register is incremented

08h

WL2 is enabled

WL2 is disabled

09h

WL3 is enabled

WL3 is disabled

0Ah (1)

TCON1 register not changed, CMDERR bit is

set

TCON1 register not changed, CMDERR bit is

set

0Bh - 0Eh (1)

Reserved

0Fh

WP is enabled

WP is disabled

Note 1:

Reserved addresses: Increment or Decrement commands are invalid for these addresses.

MCP4341T502E/ML 数据表(PDF) 60 Page - Microchip Technology

MCP4341T502E/ML 数据表(HTML) 60 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载