数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TP8044AH-R0117 数据表(PDF) 40 Page - InnovASIC, Inc

部件名 TP8044AH-R0117
功能描述  SDLC Communications Controller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

TP8044AH-R0117 数据表(HTML) 40 Page - InnovASIC, Inc

Back Button TP8044AH-R0117 Datasheet HTML 36Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 37Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 38Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 39Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 40Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 41Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 42Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 43Page - InnovASIC, Inc TP8044AH-R0117 Datasheet HTML 44Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 65 page
background image
IA8044/IA8344
Data Sheet
SDLC Communications Controller
March 30, 2010
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 40 of 65
1-888-824-4184
®
4.10.5 Station Address Register (STAD)
Table 35 presents the Station Address Register, which contains the station address (node address)
of the chip. The CPU can read or write STAD but should access STAD only when RTS = 0 and
RBE = 0. Normally STAD is accessed only during initialization. STAD is byte addressable.
Table 35. Station Address Register
7
6
5
4
3
2
1
0
STAD.7
STAD.6
STAD.5
STAD.4
STAD.3
STAD.2
STAD.1
STAD.0
4.10.6 Transmit Buffer Start Address Register (TBS)
Table 36 presents the Transmit Buffer Start Address Register, which contains the address in
internal RAM where the frame to be transmitted (starting with the I-field) is stored. The CPU
should access TBS only when the SIU is not transmitting a frame, TBF = 0. TBS is byte
addressable.
Table 36. Transmit Buffer Start Address Register
7
6
5
4
3
2
1
0
TBS.7
TBS.6
TBS.5
TBS.4
TBS.3
TBS.2
TBS.1
TBS.0
4.10.7 Transmit Buffer Length Register (TBL)
Table 37 presents the Transmit Buffer Length Register, which contains the length, in number of
bytes, of the I-field to be transmitted. TBL = 0 is valid (no I-field). The CPU should access TBL
only when the SIU is not transmitting a frame, TBF = 0. The transmit buffer will not wrap around
after address 191 (BFH). A buffer end is automatically generated when address 191 is reached.
TBL is byte addressable.
Table 37. Transmit Buffer Length Register
7
6
5
4
3
2
1
0
TBL.7
TBL.6
TBL.5
TBL.4
TBL.3
TBL.2
TBL.1
TBL.0
4.10.8 Transmit Control Byte Register (TCB)
Table 38 presents the Transmit Control Byte Register, which contains the byte to be placed in the
control field of the transmitted frame during non-AUTO-mode transmission. The CPU should
access TCB only when the SIU is not transmitting a frame, TBF = 0. TCB is byte addressable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com