TP8044AH-R0117 datasheet(57/65 Pages) INNOVASIC

57 / 65 page

IA8044/IA8344

Data Sheet

SDLC Communications Controller

March 30, 2010

IA211010112-04

http://www.Innovasic.com

UNCONTROLLED WHEN PRINTED OR COPIED

Customer Support:

Page 57 of 65

1-888-824-4184

Instruction Set

The IA8044 and IA8344 architecture and instruction set are identical to the Intel 8051’s.

Tables 53 through 57 present the instruction set of the IA8044/IA8344 microcontroller core.

Table 53. Arithmetic Operations

Mnemonic

Description

Byte

Cycle

ADD A,Rn

Add register to accumulator

ADD A, direct

Add direct byte to accumulator

ADD A,@Ri

Add indirect RAM to accumulator

ADD A,#data

Add immediate data to accumulator

ADDC A,Rn

Add register to accumulator with carry flag

ADDC A,direct

Add direct byte to A with carry flag

ADDC A,@Ri

Add indirect RAM to A with carry flag

ADDC A,#data

Add immediate data to A with carry flag

SUBB A,Rn

Subtract register from A with borrow

SUBB A,direct

Subtract direct byte from A with borrow

SUBB A,@Ri

Subtract indirect RAM from A with borrow

SUBB A,#data

Subtract immediate data from A with borrow

INC A

Increment accumulator

INC Rn

Increment register

INC direct

Increment direct byte

INC @ Ri

Increment indirect RAM

DEC A

Decrement accumulator

DEC Rn

Decrement register

DEC direct

Decrement direct byte

DEC @Ri

Decrement indirect RAM

INC DPTR

Increment data pointer

MUL A,B

Multiply A and B

DIV A,B

Divide A by B

DA A

Decimal adjust accumulator

TP8044AH-R0117 数据表(PDF) 57 Page - InnovASIC, Inc

TP8044AH-R0117 数据表(HTML) 57 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载