数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADL5592ACPZ-R71 数据表(PDF) 7 Page - Analog Devices

部件名 ADL5592ACPZ-R71
功能描述  250 MHz to 2400 MHz RF Variable Gain Amplifier
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL5592ACPZ-R71 数据表(HTML) 7 Page - Analog Devices

Back Button ADL5592ACPZ-R71 Datasheet HTML 3Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 4Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 5Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 6Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 7Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 8Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 9Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 10Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
ADL5592
Rev. 0 | Page 7 of
20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
LOIP
2
LOIN
3
VCC
4
LOOP OUT
5
LOOP EN
6
DATA
7
CLK
8
LE
9
DVCC
10
GND
23 NC
24 GND
25 GND
26 GND
27 NC
28 NC*
29 NC
30 GND
22 GND
21 VCC
ADL5592
(Not to Scale)
NOTES
1. NC = NO CONNECT
2. CONNECT EXPOSED PADDLE TO A LOW IMPEDANCE
GROUND PLANE.
*THE PADS FOR PIN 28 AND PIN 31 MUST REMAIN FREE
OF TRACES TO AVOID STRAY CAPACITANCE.
Figure 2. Pin Configuration (Top View)
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
LOIP
Loopback Mixer Differential LO Input. Should be ac-coupled to the source of the mixer local
oscillator signal.
2
LOIN
Loopback Mixer Differential LO Input. Should be ac-coupled to ground.
3, 21
VCC
Positive Supply. Nominally equal to 5 V. VCC and DVCC must be connected together externally
and be properly bypassed.
4
LOOP OUT
Loopback Mixer RF Output. Single-ended 50 Ω output.
5
LOOP EN
Loopback Mixer Enable. Apply logic high for normal transmit mode. Apply logic mode low for
loopback mode.
6
DATA
SPI Data Input. Both attenuators are programmed with a single 10-bit word.
7
CLK
SPI Clock Input. Data is clocked on the rising edge of CLK.
8
LE
SPI Latch Enable. Data is latched on the falling edge of LE.
9
DVCC
Digital Positive Supply. Nominally equal to 5 V.
12
RFOUT
RF Output. Should be ac-coupled.
39
RFIN
RF Input. Should be ac-coupled.
10, 11, 13, 14, 17,
19, 22, 24 to 26,
30, 32, 35, 37, 38
GND
Common. Connect to a low impedance ground plane.
15, 16, 18, 20, 23,
27 to 29, 31, 33,
34, 36, 40
NC
No Connection. The pad for Pin 28 and Pin 31 must remain free of traces to avoid stray capacitances.
EP
Exposed Paddle. Connect to a low impedance ground plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com