数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC1293BCSW 数据表(PDF) 7 Page - Linear Technology

部件名 LTC1293BCSW
功能描述  Single Chip 12-Bit Data Acquisition System
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1293BCSW 数据表(HTML) 7 Page - Linear Technology

Back Button LTC1293BCSW Datasheet HTML 3Page - Linear Technology LTC1293BCSW Datasheet HTML 4Page - Linear Technology LTC1293BCSW Datasheet HTML 5Page - Linear Technology LTC1293BCSW Datasheet HTML 6Page - Linear Technology LTC1293BCSW Datasheet HTML 7Page - Linear Technology LTC1293BCSW Datasheet HTML 8Page - Linear Technology LTC1293BCSW Datasheet HTML 9Page - Linear Technology LTC1293BCSW Datasheet HTML 10Page - Linear Technology LTC1293BCSW Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
7
LTC1293/LTC1294/LTC1296
129346fs
PI FU CTIO S
#
PIN
FUNCTION
DESCRIPTION
1 – 6
CH0 – CH5
Analog Inputs
The analog inputs must be free of noise with respect to AGND.
7
COM
Common
The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is
usually tied to the analog ground plane.
8
DGND
Digital Ground
This is the ground for the internal logic. Tie to the ground plane.
9V
Negative Supply
Tie V
to most negative potential in the circuit (Ground in single supply applications).
10
AGND
Analog Ground
AGND should be tied directly to the analog ground plane.
11
VREF
Ref. Input
The reference inputs must be kept free of noise with respect to AGND.
12
DIN
Data Input
The A/D configuration word is shifted into this input.
13
DOUT
Digital Data Output The A/D conversion result is shifted out of this output.
14
CS
Chip Select Input
A logic low on this input enables data transfer.
15
CLK
Clock
This clock synchronizes the serial data transfer and controls A/D conversion rate.
16
VCC
Positive supply
This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.
LTC1293
#
PIN
FUNCTION
DESCRIPTION
1 –8
CH0 – CH7
Analog Inputs
The analog inputs must be free of noise with respect to AGND.
9
COM
Common
The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is
usually tied to the analog ground plane.
10
DGND
Digital Ground
This is the ground for the internal logic. Tie to the ground plane.
11
V
Negative Supply
Tie V
to most negative potential in the circuit (Ground in single supply applications).
12
AGND
Analog Ground
AGND should be tied directly to the analog ground plane.
13, 14 REF
, REF+ Ref. Inputs
The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equal
to the difference between REF
+ and REF.
15
DIN
Data Input
The A/D configuration word is shifted into this input.
16
DOUT
Digital Data Output The A/D conversion result is shifted out of this output.
17
CS
Chip Select Input
A logic low on this input enables data transfer.
18
CLK
Clock
This clock synchronizes the serial data transfer and controls A/D converion rate.
19, 20 AVCC, DVCC
Positive Supplies
These supplies must be kept free of noise and ripple by bypassing directly to the analog ground plane. AVCC
and DVCC must be tied together.
LTC1294
#
PIN
FUNCTION
DESCRIPTION
1 –8
CH0 – CH7
Analog Inputs
The analog inputs must be free of noise with respect to AGND.
9
COM
Common
The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is
usually tied to the analog ground plane.
10
DGND
Digital Ground
This is the ground for the internal logic. Tie to the ground plane.
11
V
Negative Supply
Tie V
to most negative potential in the circuit (Ground in single supply applications).
12
AGND
Analog Ground
AGND should be tied directly to the analog ground plane.
13, 14 REF
, REF+ Ref. Inputs
The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equal
to the difference between REF
+ and REF.
15
DIN
Data Input
The A/D configuration word is shifted into this input.
16
DOUT
Digital Data Output The A/D conversion result is shifted out of this output.
17
CS
Chip Select Input
A logic low on this input enables data transfer.
18
CLK
Clock
This clock synchronizes the serial data transfer and controls A/D conversion rate.
19
SSO
System Shutdown
System Shutdown Output pin will go low when power shutdown is requested.
Output
20
VCC
Positive Supply
This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.
LTC1296



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com