数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DSDATA2 数据表(PDF) 6 Page - Analog Devices

部件名 DSDATA2
功能描述  4 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

DSDATA2 数据表(HTML) 6 Page - Analog Devices

Back Button DSDATA2 Datasheet HTML 2Page - Analog Devices DSDATA2 Datasheet HTML 3Page - Analog Devices DSDATA2 Datasheet HTML 4Page - Analog Devices DSDATA2 Datasheet HTML 5Page - Analog Devices DSDATA2 Datasheet HTML 6Page - Analog Devices DSDATA2 Datasheet HTML 7Page - Analog Devices DSDATA2 Datasheet HTML 8Page - Analog Devices DSDATA2 Datasheet HTML 9Page - Analog Devices DSDATA2 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
AD1939
Data Sheet
Rev. E | Page 6 of 32
DIGITAL FILTERS
Table 6.
Parameter
Mode
Factor
Min
Typ
Max
Unit
ADC DECIMATION FILTER
All modes, typical @ 48 kHz
Pass Band
0.4375 fS
21
kHz
Pass-Band Ripple
±0.015
dB
Transition Band
0.5 fS
24
kHz
Stop Band
0.5625 fS
27
kHz
Stop-Band Attenuation
79
dB
Group Delay
22.9844/fS
479
µs
DAC INTERPOLATION FILTER
Pass Band
48 kHz mode, typical @ 48 kHz
0.4535 fS
22
kHz
96 kHz mode, typical @ 96 kHz
0.3646 fS
35
kHz
192 kHz mode, typical @ 192 kHz
0.3646 fS
70
kHz
Pass-Band Ripple
48 kHz mode, typical @ 48 kHz
±0.01
dB
96 kHz mode, typical @ 96 kHz
±0.05
dB
192 kHz mode, typical @ 192 kHz
±0.1
dB
Transition Band
48 kHz mode, typical @ 48 kHz
0.5 fS
24
kHz
96 kHz mode, typical @ 96 kHz
0.5 fS
48
kHz
192 kHz mode, typical @ 192 kHz
0.5 fS
96
kHz
Stop Band
48 kHz mode, typical @ 48 kHz
0.5465 fS
26
kHz
96 kHz mode, typical @ 96 kHz
0.6354 fS
61
kHz
192 kHz mode, typical @ 192 kHz
0.6354 fS
122
kHz
Stop-Band Attenuation
48 kHz mode, typical @ 48 kHz
70
dB
96 kHz mode, typical @ 96 kHz
70
dB
192 kHz mode, typical @ 192 kHz
70
dB
Group Delay
48 kHz mode, typical @ 48 kHz
25/fS
521
µs
96 kHz mode, typical @ 96 kHz
11/fS
115
µs
192 kHz mode, typical @ 192 kHz
8/fS
42
µs
TIMING SPECIFICATIONS
−40°C < TA < +105°C, DVDD = 3.3 V ± 10%.
Table 7.
Parameter
Condition
Comments
Min
Max
Unit
INPUT MASTER CLOCK (MCLK) AND
RESET
tMH
MCLK duty cycle
DAC/ADC clock source = PLL clock @ 256 fS, 384
fS, 512 fS, and 768 fS
40
60
%
tMH
DAC/ADC clock source = direct MCLK @ 512 fS
(bypass on-chip PLL)
40
60
%
fMCLK
MCLK frequency
PLL mode, 256 fS reference
6.9
13.8
MHz
fMCLK
Direct 512 fS mode
27.6
MHz
tPDR
Low
15
ns
tPDRR
Recovery
Reset to active output
4096
tMCLK
PLL
Lock Time
MCLK and LRCLK input
10
ms
256 fS VCO Clock, Output Duty Cycle,
MCLKO/XO Pin
40
60
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com