| 数据搜索系统,热门电子元器件搜索 |
|
DSDATA2 数据表(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
DSDATA2 数据表(HTML) 28 Page - Analog Devices |
|
28 / 32 page ![]() AD1939 Data Sheet Rev. E | Page 28 of 32 Table 25. ADC Control 2 Register Bit Value Function Description 0 0 50/50 (allows 32, 24, 20, or 16 bit clocks (BCLKs) per channel) LRCLK format 1 Pulse (32 BCLKs per channel) 1 0 Drive out on falling edge (DEF) BCLK polarity 1 Drive out on rising edge 2 0 Left low LRCLK polarity 1 Left high 3 0 Slave LRCLK master/slave 1 Master 5:4 00 64 BCLKs per frame 01 128 10 256 11 512 6 0 Slave BCLK master/slave 1 Master 7 0 ABCLK pin BCLK source 1 Internally generated |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |