DSPIC30F2010 datasheet(18/236 Pages) MICROCHIP

18 / 236 page

dsPIC30F6010A/6015

DS70150C-page 16

2.3

Divide Support

The dsPIC DSC devices feature a 16/16-bit signed

fractional divide operation, as well as 32/16-bit and

16/16-bit signed and unsigned integer divide opera-

tions, in the form of single instruction iterative divides.

The

following

instructions

and

data

sizes

are

supported:

DIVF

– 16/16 signed fractional divide

DIV.sd

– 32/16 signed divide

DIV.ud

– 32/16 unsigned divide

DIV.s

– 16/16 signed divide

DIV.u

– 16/16 unsigned divide

The divide instructions must be executed within a

REPEAT loop. Any other form of execution (e.g., a

series of discrete divide instructions) will not function

correctly because the instruction flow depends on

RCOUNT. The divide instruction does not automatically

set up the RCOUNT value, and it must, therefore, be

explicitly and correctly specified in the REPEAT instruc-

tion, as shown in Table 2-1 (REPEAT will execute the tar-

get instruction {operand value + 1} times). The REPEAT

loop count must be set up for 18 iterations of the DIV/

DIVF

instruction. Thus, a complete divide operation

requires 19 cycles.

TABLE 2-1:

DIVIDE INSTRUCTIONS

2.4

DSP Engine

The DSP engine consists of a high-speed 17-bit x

17-bit multiplier, a barrel shifter, and a 40-bit adder/sub-

tractor (with two target accumulators, round and

saturation logic).

The dsPIC30F devices have a single instruction flow

which can execute either DSP or MCU instructions.

Many of the hardware resources are shared between

the DSP and MCU instructions. For example, the

instruction set has both DSP and MCU multiply

instructions which use the same hardware multiplier.

The DSP engine also has the capability to perform inher-

ent

accumulator-to-accumulator

operations,

which

require no additional data. These instructions are ADD,

SUB

and NEG.

The DSP engine has various options selected through

various bits in the CPU Core Configuration register

(CORCON), as listed below:

Fractional or Integer DSP Multiply (IF).

Signed or Unsigned DSP Multiply (US).

Conventional or Convergent Rounding (RND).

Automatic Saturation On/Off for AccA (SATA).

Automatic Saturation On/Off for AccB (SATB).

Automatic Saturation On/Off for Writes to Data

Memory (SATDW).

Accumulator

Saturation

mode

Selection

(ACCSAT).

A block diagram of the DSP engine is shown in

Figure 2-2.

Note:

The divide flow is interruptible. However,

the user needs to save the context as

appropriate.

Instruction

Function

DIVF

Signed fractional divide: Wm/Wn

→ W0; Rem → W1

DIV.sd

Signed divide: (Wm+1:Wm)/Wn

→ W0; Rem → W1

DIV.s

Signed divide: Wm/Wn

→ W0; Rem → W1

DIV.ud

Unsigned divide: (Wm+1:Wm)/Wn

→ W0; Rem → W1

DIV.u

Unsigned divide: Wm/Wn

→ W0; Rem → W1

Note:

For CORCON layout, see Table 3-3.

TABLE 2-2:

DSP INSTRUCTION

SUMMARY

Instruction

Algebraic Operation

CLR

A = 0

A = (x – y)2

EDAC

A = A + (x – y)2

MAC

A = A + (x * y)

MOVSAC

No change in A

MPY

A = x * y

MPY.N

A = – x * y

MSC

A = A – x * y

DSPIC30F2010 数据表(PDF) 18 Page - Microchip Technology

DSPIC30F2010 数据表(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSPIC30F2010 数据表(PDF) 18 Page - Microchip Technology

DSPIC30F2010 数据表(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载