数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

4116R-R2R-503 数据表(PDF) 55 Page - Bourns Electronic Solutions

部件名 4116R-R2R-503
功能描述  Resistor Networks Product Selection Guide
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOURNS [Bourns Electronic Solutions]
网页  http://www.bourns.com
标志 BOURNS - Bourns Electronic Solutions

4116R-R2R-503 数据表(HTML) 55 Page - Bourns Electronic Solutions

Back Button 4116R-R2R-503 Datasheet HTML 51Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 52Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 53Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 54Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 55Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 56Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 57Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 58Page - Bourns Electronic Solutions 4116R-R2R-503 Datasheet HTML 59Page - Bourns Electronic Solutions Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 62 page
background image
Specifications are subject to change without notice.
331
Use Bourns Networks To:
• Match impedance between memory driver and the DRAM
array.
• Minimize reflections and ringing in DRAM inputs.
• Prevent undershoot of RAS, CAS, and WE signals which
may result in latch-up of DRAM inputs
• Improve system performance by allowing faster setting
times for DRAM inputs.
Need For Damping
The address lines (RAS, CAS) and control lines (WE) of
dynamic RAM arrays are driven in parallel, causing significant
loading on the driver of the DRAM arrays. Each DRAM control
input (WE) has capacitive loading between 5pF to 7pF, while
each address line input has about a 10pF load.
Thus each DRAM input can be modeled as a transmission line
with distributed inductance and capacitance. If not properly ter-
minated, signal reflections and ringing on the line will result,
adversely affecting the performance of the memory system. The
effects on signal transitions will be:
1. Increased settling time delay on low-to-high transitions.
2. Voltage undershoot on high-to-low transitions.
Increased settling time due to ringing reduces system perfor-
mance because the design has to allow for the settling delay
before sampling the signal. Undershoot, by bringing the input
voltage below 0 volts, can damage the driver IC as well as alter
the DRAM’s internal address register contents, causing potential
loss of data.
SYSTEM DATA BUS
TIMING
CONTROLLERS
CPU
ADDRESS
DYNAMIC
MEMORY
CONTROL
ADDRESS
RAS
CAS
WE
DYNAMIC
MEMORY
ARRAY
BLOCK DIAGRAM OF DRAM SYSTEM
EFFECT OF DAMPING RESISTOR
WITHOUT
DAMPING
RESISTOR
WITH
DAMPING
RESISTOR
Courtesy of B. Narasimhan and J. Shaffer, Micron Techology Corporation.
t1
t2
1
V
"HIGH"
LOGIC
LEVEL
COMPARISON OF UNDERSHOOTS
WITHOUT
DAMPING RESISTOR
WITH
DAMPING RESISTOR
t1 - TIME TO ACCEPTABLE "LOW" LOGIC LEVEL FOR
DRIVER WITHOUT DAMPING RESISTOR
t2 - TIME TO ACCEPTABLE "LOW" LOGIC
LEVEL WITHDAMPING RESISTOR
DRAM Applications



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com