LP3891 datasheet(4/19 Pages) TI1

4 / 19 page

LP3891

SNVS235D – SEPTEMBER 2003 – REVISED APRIL 2013

www.ti.com

ELECTRICAL CHARACTERISTICS

Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range.

Unless otherwise specified: VIN = VO(NOM) + 1V, VBIAS = 4.5V, IL = 10 mA, CIN = COUT = 10 µF, VS/D = VBIAS.

Typical

Symbol

Parameter

Conditions

MIN (1)

MAX (1)

Units

(2)

Output Voltage Tolerance

10 mA

≤ IL ≤ 0.8A, VO(NOM) + 1V ≤ VIN ≤

1.198

1.234

1.216

5.5V,

1.186

1.246

4.5V

≤ VBIAS ≤ 6V

1.478

1.522

1.5

1.455

1.545

1.773

1.827

1.8

1.746

1.854

ΔVO/ΔVIN

Output Voltage Line Regulation (3)

VO(NOM) + 1V ≤ VIN ≤ 5.5V

0.01

%/V

ΔVO/ΔIL

Output Voltage Load Regulation(4)

10 mA

≤ IL ≤ 0.8A

0.04

%/A

(5)

0.06

VDO

Dropout Voltage (6)

IL = 0.8A (TO220 and TO263 only)

300

100

400

IL = 0.8A (SO PowerPAD only)

320

115

430

IQ(VIN)

Quiescent Current Drawn from VIN 10 mA ≤ IL ≤ 0.8A

Supply

VS/D ≤ 0.3V

0.03

µA

IQ(VBIAS)

Quiescent Current Drawn from

10 mA

≤ IL ≤ 0.8A

VBIAS Supply

VS/D ≤ 0.3V

0.03

µA

ISC

Short-Circuit Current

VOUT = 0V

2.5

Shutdown Input

VSDT

Output Turn-off Threshold

Output = ON

1.3

0.7

Output = OFF

0.7

0.3

Td (OFF)

Turn-OFF Delay

RLOAD X COUT << Td (OFF)

µs

Td (ON)

Turn-ON Delay

RLOAD X COUT << Td (ON)

IS/D

S/D Input Current

VS/D =1.3V

µA

VS/D ≤ 0.3V

−1

AC Parameters

PSRR (VIN)

Ripple Rejection for VIN Input

VIN = VOUT +1V, f = 120 Hz

Voltage

VIN = VOUT + 1V, f = 1 kHz

PSRR

Ripple Rejection for VBIAS Voltage

VBIAS = VOUT + 3V, f = 120 Hz

(VBIAS)

VBIAS = VOUT + 3V, f = 1 kHz

Output Noise Density

f = 120 Hz

µV/root

−

Output Noise Voltage

BW = 10 Hz

− 100 kHz, VOUT = 1.8V

150

µV (rms)

BW = 300 Hz

− 300 kHz, VOUT = 1.8V

(1)

Limits are specified through testing, statistical correlation, or design.

(2)

Typical numbers represent the most likely parametric norm for 25°C operation.

(3)

Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

(4)

If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to

ground.

(5)

Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load

to full load.

(6)

Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value. The SO

PowerPAD-8 package devices have a slightly higher dropout voltage due to increased band wire resistance.

Submit Documentation Feedback

Product Folder Links: LP3891

LP3891 数据表(PDF) 4 Page - Texas Instruments

LP3891 数据表(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

数据表下载

链接网址

LP3891 数据表(PDF) 4 Page - Texas Instruments

LP3891 数据表(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

数据表 下载

链接网址

数据表下载