数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX1000 数据表(PDF) 9 Page - Microsemi Corporation

部件名 AX1000
功能描述  Axcelerator Family FPGAs
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROSEMI [Microsemi Corporation]
网页  http://www.microsemi.com
标志 MICROSEMI - Microsemi Corporation

AX1000 数据表(HTML) 9 Page - Microsemi Corporation

Back Button AX1000 Datasheet HTML 5Page - Microsemi Corporation AX1000 Datasheet HTML 6Page - Microsemi Corporation AX1000 Datasheet HTML 7Page - Microsemi Corporation AX1000 Datasheet HTML 8Page - Microsemi Corporation AX1000 Datasheet HTML 9Page - Microsemi Corporation AX1000 Datasheet HTML 10Page - Microsemi Corporation AX1000 Datasheet HTML 11Page - Microsemi Corporation AX1000 Datasheet HTML 12Page - Microsemi Corporation AX1000 Datasheet HTML 13Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 262 page
background image
Axcelerator Family FPGAs
Re vi s i on 18
1-3
Two C-cells, a single R-cell, two Transmit (TX), and two Receive (RX) routing buffers form a Cluster,
while two Clusters comprise a SuperCluster (Figure 1-4). Each SuperCluster also contains an
independent Buffer (B) module, which supports buffer insertion on high-fanout nets by the place-and-
route tool, minimizing system delays while improving logic utilization.
The logic modules within the SuperCluster are arranged so that two combinatorial modules are side-by-
side, giving a C–C–R – C–C–R pattern to the SuperCluster. This C–C–R pattern enables efficient
implementation (minimum delay) of two-bit carry logic for improved arithmetic performance (Figure 1-5
on page 1-3).
The AX architecture is fully fracturable, meaning that if one or more of the logic modules in a
SuperCluster are used by a particular signal path, the other logic modules are still available for use by
other paths.
At the chip level, SuperClusters are organized into core tiles, which are arrayed to build up the full chip.
For example, the AX1000 is composed of a 3x3 array of nine core tiles. Surrounding the array of core
tiles are blocks of I/O Clusters and the I/O bank ring (Table 1-1). Each core tile consists of an array of 336
SuperClusters and four SRAM blocks (176 SuperClusters and three SRAM blocks for the AX250).
Figure 1-4 •
AX SuperCluster
Figure 1-5 •
AX 2-Bit Carry Logic
Table 1-1 • Number of Core Tiles per Device
Device
Number of Core Tiles
AX125
1 regular tile
AX250
4 smaller tiles
AX500
4 regular tiles
AX1000
9 regular tiles
AX2000
16 regular tiles
RX
TX
B
C
R
C
C
C
R
RX
RX
RX
TX
TX
TX
DCOUT
Y
Y
C-Cell
C-Cell
Carry Logic
FCI
FCO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com