| 数据搜索系统,热门电子元器件搜索 |
|
AD7225LPZ 数据表(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7225LPZ 数据表(HTML) 11 Page - Analog Devices |
|
11 / 24 page ![]() AD7225 Rev. C | Page 11 of 24 GROUND MANAGEMENT AND LAYOUT Because the AD7225 contains four reference inputs that can be driven from ac sources (see the AC Reference Signal section), careful layout and grounding is important to minimize analog crosstalk between the four channels. The dynamic performance of the four DACs depends on the optimum choice of board layout. Figure 14 shows the relationship between input fre- quency and channel-to-channel isolation. Figure 15 shows a printed circuit board layout that minimizes crosstalk and feedthrough. The four input signals are screened by AGND. VREF was limited to between 2 V and 3.24 V to avoid slew rate limiting effects from the output amplifier during measurements. –80 –70 –60 –50 –40 –30 20k 50k 100k 200k 500k 1M INPUT FREQUENCY (Hz) VDD = +15V VSS = –5V TA = 25°C VREF = 1.24V p-p Figure 14. Channel-to-Channel Isolation VOUTC VOUTB VOUTD VOUTA VDD VSS VREFC VREFB VREFD VREFA MSB LSB PIN 1 SYSTEM GND DGND AGND Figure 15. Suggested PCB Layout for AD7225, Component Side (Top View) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |