AD7225LPZ datasheet(15/24 Pages) AD

部件名	AD7225LPZ

功能描述	LC2MOS Quad 8-Bit DAC with Separate Reference Inputs

PDF	24 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

15 / 24 page

AD7225

Rev. C | Page 15 of 24

AGND BIAS

The AD7225 AGND pin can be biased above system ground

(AD7225 DGND) to provide an offset zero analog output

voltage level. Figure 18 shows a circuit configuration to achieve

this for DAC Channel A of the AD7225. The output voltage,

VOUTA, can be expressed as:

VOUTA = VBIAS + DA(VIN)

where DA is a fractional representation of the digital word in

DAC Latch A (0 ≤ DA ≤ 255/256).

VDD

VSS

AGND

VBIAS

VIN

DGND

VOUTA

DAC A

AD7225*

VREFA

*DIGITAL INPUTS OMITTED FOR CLARITY.

Figure 18. AGND Bias Circuit

For a given VIN, increasing AGND above system ground reduces

the effective VDD − VREF, which must be at least 4 V to ensure

specified operation. Note that, because the AGND pin is

common to all four DACs, this method biases up the output

voltages of all the DACs in the AD7225. Note that VDD and VSS

of the AD7225 should be referenced to DGND.

AD7225LPZ 数据表(PDF) 15 Page - Analog Devices