AM8530H datasheet(12/194 Pages) AMD

12 / 194 page

General Information

AMD

1–4

s Asynchronous capabilities:

– 5, 6, 7, or 8 bits per character

– 1, 1-1/2, or 2 stop bits

– Odd or Even Parity

– x1, 16, 32, or 64 clock modes

– Break generation and detection

– Parity, Overrun and Framing Error detection

s Character-Oriented synchronous capabilities:

– Internal or external character synchronization

– 1 or 2 sync characters in separate registers

– Automatic CRC generation/detection

s SDLC/HLDC capabilities:

– Abort sequence generation and checking

– Automatic zero bit insertion and deletion

– Automatic flag insertion between messages

– Address field recognition

– I-Field residue handling

– CRC generation/detection

– SDLC Loop mode with EOP recognition/loop entry and exit

s Receiver data registers quadruply buffered. Transmitter data register doubly buffered

s NRZ, NRZI, or FM encoding/decoding and Manchester decoding

s Baud-rate generator in each channel

s A DPLL in each channel for clock recovery

s Crystal oscillator in each channel

s Local Loopback and Auto Echo modes

In addition, the Am85C30 provides enhancements which allow it to be used more effec-

tively in high speed SDLC/HDLC applications. These enhancements include:

– 10 x 19-bit SDLC/HDLC frame status FIFO

– 14-bit SDLC/HDLC frame byte counter

– Automatic SDLC/HDLC opening Flag transmission

– Automatic SDLC/HDLC Tx Underrun/EOM Flag reset

– Automatic SDLC/HDLC CRC generator preset

– TxD forced High in SDLC NRZI mode when in mark idle

– RTS synchronization to closing SDLC/HDLC Flag

– DTR/REQ DMA request deactivation delay reduced

– External PCLK to

RTxC or TRxC synchronization requirement removed for one fourth

PCLK operation

– Reduced Interrupt response time

– Reduced Read/Write access recovery time (Trc) to 3 PCLK best case (3 1/2 PCLK

worst case)

– Improved WAIT timing

Other enhancements which make the Am85C30 more user friendly include:

– Write data valid setup time to negative edge of write strobe requirement eliminated

– Write Registers WR3, WR4, WR5, WR10 and WR7

′ are readable

– Complete reception of SDLC/HDLC CRC characters

– Lower priority interrupt masking without

INTACK generation

AM8530H 数据表(PDF) 12 Page - Advanced Micro Devices

AM8530H 数据表(HTML) 12 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载