STM32F207VC datasheet(67/178 Pages) STMICROELECTRONICS

67 / 178 page

DocID15818 Rev 11

67/178

STM32F20xxx

Electrical characteristics

177

6.1.6

Power supply scheme

Figure 19. Power supply scheme

1. Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be

placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality

of the device.

2. To connect REGOFF and IRROFF pins, refer to Section 3.16: Voltage regulator.

3. The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is

OFF.

4. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.

ai17527e

VDD

1/2/...14/15

VBAT

GP I/O s

OUT

Kernel logic

(CPU,

digital

& RAM)

Backup circuitry

(OSC32K,RTC,

Backup registers,

backup RAM)

Wakeup logic

15 × 100 nF

+ 1 × 4.7 μF

1.8-3.6 V

VSS

1/2/...14/15

VDDA

VREF+

VREF-

VSSA

ADC

Logic

VDD

100 nF

+ 1 μF

VREF

100 nF

+ 1 μF

VDD

Flash memory

VCAP_1

VCAP_2

2 × 2.2 μF

REGOFF

IRROFF

Power switch

Analog

RCs, PLL,

...

Voltage

regulator

STM32F207VC 数据表(PDF) 67 Page - STMicroelectronics

STM32F207VC 数据表(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载