STM32F373VC datasheet(72/131 Pages) STMICROELECTRONICS

72 / 131 page

Electrical characteristics

STM32F37xxx

72/131

DocID022691 Rev 4

All timings are derived from tests performed under ambient temperature and VDD supply

voltage conditions summarized in Table 22.

6.3.7

External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However,

the recommended clock input waveform is shown in Figure 12.

Table 37. Low-power mode wakeup timings

Symbol

Parameter

Conditions

Typ @VDD = VDDA

Max

Unit

= 2.0 V = 2.4 V = 2.7 V = 3 V = 3.3 V

tWUSTOP

Wakeup from Stop

mode

Regulator in run mode

4.1

3.9

3.8

3.7

3.6

4.5

µs

Regulator in low

power mode

7.9

6.7

6.1

5.7

5.4

8.6

tWUSTANDB

Wakeup from

Standby mode

LSI and IWDG off

62.6

53.7

49.2

45.7

42.7

100

tWUSLEEP

Wakeup from Sleep

mode

After WFE instruction

CPU

clock

cycles

Table 38. High-speed external user clock characteristics

Symbol

Parameter(1)

1. Guaranteed by design, not tested in production.

Conditions

Min

Typ

Max

Unit

fHSE_ext

User external clock source

frequency

CSS is on or

PLL is used

832

MHz

CSS is off,

PLL not used

VHSEH OSC_IN input pin high level voltage

0.7 VDD

VDD

VHSEL OSC_IN input pin low level voltage

VSS

0.3 VDD

tw(HSEH)

tw(HSEL)

OSC_IN high or low time

tr(HSE)

tf(HSE)

OSC_IN rise or fall time

STM32F373VC 数据表(PDF) 72 Page - STMicroelectronics

STM32F373VC 数据表(HTML) 72 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载