STM32F373VC datasheet(87/131 Pages) STMICROELECTRONICS

87 / 131 page

DocID022691 Rev 4

87/131

STM32F37xxx

Electrical characteristics

114

Output voltage levels

Unless otherwise specified, the parameters given in Table 53 are derived from tests

performed under ambient temperature and VDD supply voltage conditions summarized in

Table 22. All I/Os are CMOS and TTL compliant (FT, TTa or TC unless otherwise specified).

Note:

I/O pins are powered from VDD voltage except pins which can be used as SDADC inputs:

- The PB2, PB10 and PE7 to PE15 I/O pins are powered from VDDSD12.

- PB14 to PB15 and PD8 to PD15 I/O pins are powered from VDDSD3. All I/O pin ground is

internally connected to VSS.

VDD mentioned in the Table 53 represents power voltage for a given I/O pin (VDD or

VDDSD12 or VDDSD3).

Table 53. Output voltage characteristics (1)

1. VDDSD12 is the external power supply for PB2, PB10, and PE7 to PE15 I/O pins (the I/O ground pin is

internally connected to VSS). VDDSD3 is the external power supply for PB14 to PB15 and PD8 to PD15

I/O pins (the I/O ground pin is internally connected to VSS). For those pins all VDD supply references in this

table are related to their given VDDSDx power supply.

Symbol

Parameter

Conditions

Min

Max Unit

VOL(2)

2. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 20

and the sum of IIO (I/O ports and control pins) must not exceed IVSS.

Output low level voltage for an I/O pin

CMOS port(3)

IIO = +8 mA

2.7 V < VDD < 3.6 V

3. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

-0.4

VOH(4)

4. The IIO current sourced by the device must always respect the absolute maximum rating specified in

Table 20 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.

Output high level voltage for an I/O pin

VDD–0.4

VOL(2)

Output low level voltage for an I/O pin

TTL port(3)

IIO = +8 mA

2.7 V < VDD < 3.6 V

-0.4

VOH (4)

Output high level voltage for an I/O pin

2.4

VOL(2)(5)

5. Data based on design simulation.

Output low level voltage for an I/O pin

IIO = +20 mA

2.7 V < VDD < 3.6 V

-1.3

VOH(4)(5) Output high level voltage for an I/O pin

VDD–1.3

VOL(2)(5) Output low level voltage for an I/O pin

IIO = +6 mA

2 V < VDD < 2.7 V

-0.4

VOH(4)(5) Output high level voltage for an I/O pin

VDD–0.4

VOLFM+(2)

Output low level voltage for a FTf I/O pins

in FM+ mode

IIO = +20 mA

2.7 V < VDD < 3.6 V

-0.4

STM32F373VC 数据表(PDF) 87 Page - STMicroelectronics

STM32F373VC 数据表(HTML) 87 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F373VC 数据表(PDF) 87 Page - STMicroelectronics

STM32F373VC 数据表(HTML) 87 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载