数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3543 数据表(PDF) 75 Page - ams AG

部件名 AS3543
功能描述  High End Stereo Audio Codec wi th System PMU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS3543 数据表(HTML) 75 Page - ams AG

Back Button AS3543 Datasheet HTML 71Page - ams AG AS3543 Datasheet HTML 72Page - ams AG AS3543 Datasheet HTML 73Page - ams AG AS3543 Datasheet HTML 74Page - ams AG AS3543 Datasheet HTML 75Page - ams AG AS3543 Datasheet HTML 76Page - ams AG AS3543 Datasheet HTML 77Page - ams AG AS3543 Datasheet HTML 78Page - ams AG AS3543 Datasheet HTML 79Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 92 page
background image
www.austriamicrosystems.com
Revision 1.11
74 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 74. PLL Register
Name
Base
Default
PLL
2-wire serial
00h
Offset: 1Ah-7
PLL Register
This is an extended register and needs to be enabled by writing 111b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7:4
OSR<3:0>
0000
R/W
Sets the oversampling rate when using the internal PLL
0x0: 128
0x1-0xF: n/a
3:2
VCO_MODE<1:0>
00
R/W
Selects the speed of the PLL VCO according to the audio
sampling frequency.
00: normal: 24-48kHz
01: low: 8-23kHz
10: high: 49-96kHz
11: n/a
1:0
PLL_MODE<1:0>
00
R/W
Selects the PLL mode and master clock frequency source
00: automatic
turns PLL on, PLL clock is used as master clock if freq(LRCK)
>8kHz and freq(MCLK)<32*freq(LRCK)
01: ON; turns PLL on, PLL clock is used as master clock
10: OFF; turns the PLL off, MCLK is used as master clock
11: auto_inv; like automatic but with inverted clock
Table 75. DCDC15 Register
Name
Base
Default
DCDC15
2-wire serial
00h
Offset: 1Bh-1
DCDC15 Register
This is an extended register and needs to be enabled by writing 001b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
DIM_UP_XDOWN
0
R/W
0: disables the step-up converter and dims it down
1: enables the step-up converter and dims it up
6:5
DIM_RATE<1:0>
00
R/W
Selects the dimming speed when enabling or disablilng the
DCDC15
00: 0ms
01: 300ms
10: 600ms
11: 1200ms
4
VFB_ON
0
R/W
0: current feedback selected via ISINK1 and ISINK2
1: voltage feedback selected, ISINK1 is sinking 50uA to define
the voltage via an external zener diode
3
ExtDim_ON
0
R/W
0: selects internal clock for dimming
1: selects external clock for dimming
2:0
-
000
n/a



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com