AS3676 datasheet(76/92 Pages) AMSCO

76 / 92 page

www.austriamicrosystems.com/AS3676

1v1-4

75 - 91

AS3676

Datasheet - D e ta i l e d D e s c r i p t i o n

8.9

Power-On Reset

The internal reset is controlled by two sources:



VBAT Supply



Serial interface state (CLK, DATA)

The internal reset is forced if VBAT is low or if both interface pins (CLK, DATA) are low for more than tPOR_DEB (typ.

100ms)

6. Then device enters shutdown mode. For details see section Operating Modes on page 80.

The reset levels control the state of all registers. As long as VBAT and CLK/DATA are below their reset thresholds, the

Figure 33. Zero Power Device Wakeup block diagram

5:4

audio_source

00b

R/W

Audio Buffer input source

CURR33

DCDC_FB

GPIO1/DLS

GPIO2/LIGHT

6. Only if shutdwn_enab=1

Table 115. Power On Reset Parameters

Symbol

Parameter

Condition

Min

Typ

Max

Unit

VPOR_VBAT

Overall Power-On

Reset

Monitor voltage on V2_5; power-on reset for

all internal functions.

1.8

2.15

2.4

Table 114. Audio Control 2

Addr: 55h

Audio Control 2

Audio Mode Control Register

Bit

Bit Name

Default Access

Description

# $ %&

()% ** ( +

* +%

,(,(

(

* -' .

( ()% *"

AS3676

AS3676 数据表(PDF) 76 Page - ams AG

AS3676 数据表(HTML) 76 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载