AS3676 datasheet(78/92 Pages) AMSCO

78 / 92 page

www.austriamicrosystems.com/AS3676

1v1-4

77 - 91

AS3676

Datasheet - D e ta i l e d D e s c r i p t i o n

8.11 Serial Interface

The AS3676 is controlled using serial interface pins CLK and DATA:

Figure 34. Serial interface block diagram

The clock line CLK is never held low by the AS3676 (as the AS3676 does not use clock stretching of the bus).

The AS3676 is compatible to the NXP two wire specification http://www.nxp.com/acrobat_download/literature/9398/

39340011.pdf, Version 2.1, January 2000 for standard and fast mode (no high speed mode).

8.11.1 Serial Interface Features



Fast Mode Capability (Maximum Clock Frequency is 400 kHz)



7-bit Addressing Mode



Write Formats

- Single-Byte Write

- Page-Write

ov_temp

N/A

Indicates that the overtemperature threshold

has been reached; this flag is not cleared by an

overtemperature reset. It has to be cleared

using rst_ov_temp

rst_ov_temp

0R/W

The ov_temp flag is cleared by first setting this bit to 1, and

then setting this bit to 0.

Table 119. Serial Interface Voltages and Timings

Symbol

Parameter

Condition

Min

Typ

Max

Unit

VIHI/F

High Level Input

Voltage

Pins DATA and CLK

1.38

VBAT

VILI/F

Low Level Input

Voltage

0.0

0.52

VHYSTI/F

Hysteresis

0.1

tRISE

Rise Time

1000

tFALL

Fall Time

300

tCLK_FILTER

Spike Filter on CLK

100

tDATA_FILTER

Spike Filter on DATA

300

Table 118. Reset and Overtemp control

Addr: 29h

Reset and Overtemp control

This register reads and resets the overtemperature flag.

Bit

Bit Name

Default Access

Description

AS3676

AS3676 数据表(PDF) 78 Page - ams AG

AS3676 数据表(HTML) 78 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

数据表下载