www.austriamicrosystems.com/AS5263

Revision 1.4

3 - 37

AS5263

Datasheet - Pin Assignm ents

4 Pin Assignments

Figure 2. Pin Assignments (Top View)

4.1 Pin Descriptions

Table 1 provides the description of each pin of the standard 32-pin QFN (7x7mm) package. It is recommended to keep the electrical separation

as well on the printed circuit board (PCB) in the application (see Table 1).

Table 1. Pin Descriptions

Pin Number

Pin Name

Pin Type

Description

1NC

-

Not bonded

2NC

-

Not bonded

3NC_T

DIO/AIO

multi purpose pin

Test pin for fabrication. Connected to top ground in the application.

4

NC_B

Test pin for fabrication. Connected to bottom ground in the application.

5VDD3_T

Supply pin

3.45V- Regulator output, internally regulated from VDD5. This pin

needs an external ceramic capacitor of 2.2μF. Connect second terminal of

capacitor to GND intended for the top die.

6VDD3_B

3.45V- Regulator output, internally regulated from VDD5. This pin

needs an external ceramic capacitor of 2.2μF. Connect second terminal of

capacitor to GND intended for the bottom die.

7GNDA_T

Analog ground pin. Connected to GND for the top die in the application.

8GNDA_B

Analog ground pin. Connected to GND intended for the bottom die in the

application.

2

3

4

5

6

7

8

17

18

19

20

21

22

23

24

1

NC

NC

NC_T

NC_B

VDD3_T

VDD3_B

GNDA_T

GNDA_B

NC

NC

NC_T

NC_B

KDOWN_T

KDOWN_B

GNDP_T

GNDP_B

AS5263

13

12

14

15

16

11

10

9

28

29

27

26

25

30

31

32