数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AS8525 数据表(PDF) 34 Page - ams AG

部件名 AS8525
功能描述  LIN Transceiver with Voltage Regulators, Programmable Gain High Side Amplifier, and Voltage Attenuator
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS8525 数据表(HTML) 34 Page - ams AG

Back Button AS8525 Datasheet HTML 30Page - ams AG AS8525 Datasheet HTML 31Page - ams AG AS8525 Datasheet HTML 32Page - ams AG AS8525 Datasheet HTML 33Page - ams AG AS8525 Datasheet HTML 34Page - ams AG AS8525 Datasheet HTML 35Page - ams AG AS8525 Datasheet HTML 36Page - ams AG AS8525 Datasheet HTML 37Page - ams AG AS8525 Datasheet HTML 38Page - ams AG  
Zoom Inzoom in Zoom Outzoom out
 34 / 38 page
background image
www.ams.com/AS8525
Revision 2.3
33 - 37
AS8525
Datasheet - Application In form atio n
0x10
………
0x17
Backup-0
……………
Backup-7
On POR_VSUP
0000_0000
RD/WR
8 backup registers
These registers can be used by MCU to backup any system configuration before
sending the device to sleep mode.
If Test Control Register D[5] =1, Backup-0 to Backup-3 are used for testing
connectivity between OTP and digital modules.
Backup-0 = OTP[25:32]
Backup-1 = OTP[33:40]
Backup-2 = OTP[41:47]
Backup-3 = OTP[48:49]
Diagnostic Registers
0 x 08
Diagnostic
Register 1
On POR_VSUP
0000_0011
RD
D7-D0 = DR[7:0] 8-LSB bits of the 24-bit Diagnostic Register.
D0 POR-VSUP (set when VSUP < Vsuvr_on, cleared after µC read)
D1 UVVCC Under-voltage VCC (set when VCC < Vuvr_on, cleared after µC read)
D2 OTEMP160 Over-temperature Reset. (set when temp > Tsd, cleared after µC
read)
D3 OTEMP140 Over-temperature warning (set when temp > Totset, cleared after
µC read)
D4 OVVBAT Overvoltage VBAT. (set when VSUP > Vovthh, cleared after µC read)
D5 Reserved
D6 RWAKE Remote Wakeup. (set on Remote Wakeup event on LIN Bus, cleared
after µC read)
D7 WWDT Window watchdog timeout. (set on failure of Window watchdog
timeout, cleared after µC read)
0 x 09
Diagnostic
Register 2
On POR_VSUP
0000_0000
RD
D7-.D0 = DR[15:8] Next 8 LSB bits of the 24 bit Diagnostic Register.
D0 TXTIMEOUT Tx timeout of 1sec. (set on TX low > 1sec, cleared after µC read)
D1 (TEMPSHUT) This bit is set on entering into temporary shutdown state and
cleared after µC read.
D2 Set on failure of timeout Watchdog trigger, cleared after µC read
D7- D3 Reserved
Table 21. Registers
Addr
Register Name Default Value
RD/WR
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com