| 数据搜索系统,热门电子元器件搜索 |
|
MCP23009ESS 数据表(PDF) 21 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP23009ESS 数据表(HTML) 21 Page - Microchip Technology |
|
21 / 50 page ![]() © 2009 Microchip Technology Inc. DS22121B-page 21 MCP23009/MCP23S09 1.6.6 CONFIGURATION REGISTER The Sequential Operation (SEQOP) controls the incrementing function of the address pointer. If the address pointer is disabled, the address pointer does not automatically increment after each byte is clocked during a serial transfer. This feature is useful when it is desired to continuously poll (read) or modify (write) a register. The Open-Drain (ODR) control bit enables/disables the INT pin for open-drain configuration. The Interrupt Polarity (INTPOL) sets the polarity of the INT pin. This bit is functional only when the ODR bit is cleared, configuring the INT pin as active push-pull. The Interrupt Clearing Control (INTCC) configures how interrupts are cleared. When set (INTCC = 1), the interrupt is cleared when the INTCAP register is read. When cleared (INTCC = 0), the interrupt is cleared when the GPIO register is read. The interrupt can only be cleared when the interrupt condition is inactive. Refer to Section 1.7.4 “Clearing Interrupts” for details. REGISTER 1-6: IOCON – I/O EXPANDER CONFIGURATION REGISTER U-0 U-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 - - SEQOP - - ODR INTPOL INTCC bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7 Unimplemented: Reads as 0 bit 6 Unimplemented: Reads as 0 bit 5 SEQOP: Sequential Operation mode bit. 1 = Sequential operation disabled, address pointer does not increment 0 = Sequential operation enabled, address pointer increments bit 4 Unimplemented: Reads as 0 bit 3 Unimplemented: Reads as 0 bit 2 ODR: Configures the INT pin as an open-drain output. 1 = Open-drain output (overrides the INTPOL bit) 0 = Active driver output (INTPOL bit sets the polarity) bit 1 INTPOL: Sets the polarity of the INT output pin. 1 = Active-high 0 = Active-low bit 0 INTCC: Interrupt Clearing Control 1 = Reading INTCAP register clears the interrupt 0 = Reading GPIO register clears the interrupt |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |