数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

T89C51RD2-3CWC-M 数据表(PDF) 46 Page - ATMEL Corporation

部件名 T89C51RD2-3CWC-M
功能描述  0 to 40MHz Flash Programmable 8-bit Microcontroller
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T89C51RD2-3CWC-M 数据表(HTML) 46 Page - ATMEL Corporation

Back Button T89C51RD2-3CWC-M Datasheet HTML 42Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 43Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 44Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 45Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 46Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 47Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 48Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 49Page - ATMEL Corporation T89C51RD2-3CWC-M Datasheet HTML 50Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 86 page
background image
Rev. F - 15 February, 2001
46
T89C51RD2
6.12. Reduced EMI Mode
The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data
memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE
signal can be disabled by setting AO bit.
The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but
remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is
weakly pulled high.
Table 24. AUXR Register
AUXR - Auxiliary Register (8Eh)
Reset Value = XX0X 1000b
Not bit addressable
7
6
5
4
3
2
1
0
-
-
M0
-
XRS1
XRS0
EXTRAM
AO
Bit
Number
Bit
Mnemonic
Description
7
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
6
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
M0
M0 bit: Pulse length in clock period
Stretch MOVX control: the RD/ and the WR/ pulse length is increased according to the value of M0. see table 6
4
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
3
XRS1
XRS1 bit
XRAM size: Accessible size of the XRAM. See Table 6.
2
XRS0
XRS0 bit
XRAM size: Accessible size of the XRAM. Table 6.
1
EXTRAM
EXTRAM bit
See Table 6.
0
AO
ALE Output bit
Clear to restore ALE operation during internal fetches.
Set to disable ALE operation during internal fetches.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com