数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7989-5BCPZ-R2 数据表(PDF) 16 Page - List of Unclassifed Manufacturers

部件名 AD7989-5BCPZ-R2
功能描述  18-Bit, 100 kSPS/500 kSPS PulSAR ADCs in MSOP/LFCSP
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AD7989-5BCPZ-R2 数据表(HTML) 16 Page - List of Unclassifed Manufacturers

Back Button AD7989-5BCPZ-R2 Datasheet HTML 12Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 13Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 14Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 15Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 16Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 17Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 18Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 19Page - List of Unclassifed Manufacturers AD7989-5BCPZ-R2 Datasheet HTML 20Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
AD7989-1/AD7989-5
Data Sheet
Rev. 0 | Page 16 of 24
SINGLE-TO-DIFFERENTIAL DRIVER
For applications using a single-ended analog signal, either
bipolar or unipolar, the ADA4941-1 single-ended-to-differential
driver allows a differential input to the device. The schematic is
shown in Figure 29.
R1 and R2 set the attenuation ratio between the input range and
the ADC range (VREF). R1, R2, and CF are chosen depending on
the desired input resistance, signal bandwidth, antialiasing, and
noise contribution. For example, for the ±10 V range with a 4 kΩ
impedance, R2 = 1 kΩ and R1 = 4 kΩ.
R3 and R4 set the common mode on the IN− input, and R5 and R6
set the common mode on the IN+ input of the ADC. Make sure
that the common mode is close to VREF/2. For example, for the
±10 V range with a single supply, R3 = 8.45 kΩ, R4 = 11.8 kΩ,
R5 = 10.5 kΩ, and R6 = 9.76 kΩ.
Figure 29. Single-Ended-to-Differential Driver Circuit
VOLTAGE REFERENCE INPUT
The AD7989-1/AD7989-5 voltage reference input, REF, has a
dynamic input impedance and must, therefore, be driven by a
low impedance source with efficient decoupling between the
REF and GND pins, as explained in the Layout section.
When REF is driven by a very low impedance source (for
example, a reference buffer using the AD8031 or the AD8605),
a 10 µF (X5R, 0805 size) ceramic chip capacitor is appropriate
for optimum performance.
If an unbuffered reference voltage is used, the decoupling value
depends on the reference used. For instance, a 22 µF (X5R,
1206 size) ceramic chip capacitor is appropriate for optimum
performance using a low temperature drift ADR43x reference.
If desired, a reference decoupling capacitor with values as small
as 2.2 µF can be used with a minimal impact on performance,
especially DNL.
Regardless, there is no need for an additional lower value ceramic
decoupling capacitor (for example, 100 nF) between the REF
and GND pins.
POWER SUPPLY
The AD7989-1/AD7989-5 use two power supply pins: a core
supply (VDD) and a digital input/output interface supply (VIO).
VIO allows direct interface with any logic between 1.8 V and 5.5 V.
To reduce the number of supplies needed, VIO and VDD can be
tied together. The AD7989-1/AD7989-5 are independent of
power supply sequencing between VIO and VDD. Additionally,
they are insensitive to power supply variations over a wide
frequency range, as shown in Figure 30.
Figure 30. PSRR vs. Frequency
The AD7989-1/AD7989-5 power down automatically at the end
of each conversion phase.
DIGITAL INTERFACE
Although the AD7989-1/AD7989-5 have a reduced number of
pins, they offer flexibility in their serial interface modes.
When in CS mode, the AD7989-1/AD7989-5 are compatible
with SPI, QSPI, digital hosts, and DSPs. In this mode, the
AD7989-1/AD7989-5 can use either a 3-wire or 4-wire interface.
A 3-wire interface using the CNV, SCK, and SDO signals
minimizes wiring connections, which is useful, for instance, in
isolated applications. A 4-wire interface using the SDI/CS, CNV,
SCK, and SDO signals allows CNV, which initiates the conversions,
to be independent of the readback timing (SDI). This is useful
in low jitter sampling or simultaneous sampling applications.
When in chain mode, the AD7989-1/AD7989-5 provide a daisy-
chain feature using the SDI input for cascading multiple ADCs
on a single data line, similar to a shift register.
The mode in which the device operates depends on the SDI/CS
level when the CNV rising edge occurs. CS mode is selected if
SDI/CS is high, and chain mode is selected if SDI/CS is low. The
SDI/CS hold time is such that when SDI/CS and CNV are
connected together, chain mode is always selected. The user
must time out the maximum conversion time prior to readback.
20Ω
20Ω
10µF
R1
100nF
+2.5V
+5V REF
+5.2V
–0.2V
CF
R2
R4
R6
±10V,
±5V, ..
R3
R5
REF
VDD
GND
IN+
IN–
AD7989-1/
AD7989-5
2.7nF
2.7nF
ADA4941
IN
FB
OUTP
OUTN
REF
100nF
95
90
85
80
75
70
65
60
1
10
100
1k
FREQUENCY (kHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com