RG14 datasheet(11/56 Pages) RENESAS

11 / 56 page

RL78 Family

Chapter 2

EEPROM Emulation

EEPROM Emulation Library Pack02

R01US0068EJ0100

Rev.1.00

Page 11 of 53

Mar. 28, 2014

2. 3

EEL architecture

This chapter describes the EEL architecture required for the user to rewrite data flash (the EEL pool) by using the

EEL.

2. 3. 1

System Structure

The EEL offers interface for accessing the data flash area defined by the user. The arrows shown in the figure 2-1

below indicate the flow of processing.

Figure 2-1

System Structure

2. 3. 2

EEL Pool

The EEL pool is a user-defined data flash area that is accessible by the EEL. The user program can access the

data flash only by using this EEL pool in the data flash via the EEL. The EEL pool size must be specified with the

number of blocks in the data flash of the target device. For the procedure to specify the number of blocks, see

section 4.3, Initial Values to be set by User.

The EEL pool is divided into 1024-byte blocks. Each block has a state which indicates the current usage of the

block.

State

Description

Active

Only a single EEL block is active at a time to store defined data.

The active block circulates in

data flash blocks allocated in the EEL pool.

Invalid

No data is stored in invalid blocks. EEL blocks are marked as invalid by the EEL or become

invalid in the case of erasure blocks.

Excluded

If functional operation failed and possibility of a data flash failure is clarified, the EEL excludes

the relevant block and the block is no longer used for EEPROM emulation.

Before using the EEL, the FDL must

be initialized.

(FDL_Init and FDL_Open function)

ユーザ・プログラム

Code Flash

User Program

EEL

FDL

Data Flash

(EEL Pool)

RG14 数据表(PDF) 11 Page - Renesas Technology Corp

RG14 数据表(HTML) 11 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载