RG14 datasheet(22/56 Pages) RENESAS

22 / 56 page

RL78 Family

Chapter 3

EEL Functional Specifications

EEPROM Emulation Library Pack02

R01US0068EJ0100

Rev.1.00

Page 22 of 53

Mar. 28, 2014

[Overview of basic operation flow]

(1)FDL initialization processing (FDL_Init)

Because it is necessary to initialize the FDL parameters (RAM) if using the EEL to access the data flash memory,

the FDL_Init function must be executed in advance. If FSL processing was executed after this initialization

finished, the initialization processing must be re-executed.

(2) FDL preparation processing (FDL_Open)

Set the Data Flash Control Register (DFLCTL) to the state where accessing the data flash memory is

permitted(DFLEN = 1).

(3) EEL initialization processing (EEL_Init)

Initialize the parameters (RAM) used by the EEL.

(4) EEPROM emulation preparation processing (EEL_Open)

Set the data flash memory to a state (opened) for which control is enabled to execute EEPROM emulation.

(5) EEPROM emulation execution start processing (EEL_Execute: EEL_CMD_STARTUP command)

Set the system to a state (started) in which EEPROM emulation can be executed.

(6) EEPROM emulation data write processing (EEL_Execute: EEL_CMD_WRITE command)

Write the specified data to an EEL block.

(7) EEPROM emulation data read processing (EEL_Execute: EEL_CMD_READ command)

Read the specified data from an EEL block.

(8) EEPROM emulation refresh processing (EEL_Execute: EEL_CMD_REFRESH command)

The latest stored data is copied from the active block (copy source block) to the next block (copy destination

block) in the EEL pool after the erase processing. This makes the copy destination block active

(9) EEPROM emulation execution stop processing (EEL_Execute: EEL_CMD_SHUTDOWN command)

Set the EEPROM emulation operation to the stopped state (opened).

(10) EEPROM emulation end processing (EEL_Close)

Set the data flash memory to a state (closed) for which control is disabled to stop EEPROM emulation.

(11) FDL end processing (FDL_Close)

Set the Data Flash Control Register (DFLCTL) to the state where accessing the data flash memory is inhibited

(DFLEN = 0).

RG14 数据表(PDF) 22 Page - Renesas Technology Corp

RG14 数据表(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载