SAP5SD-A-G1-R datasheet(38/63 Pages) ETC2

38 / 63 page

SAP5S / SAP51

Universal Actuator-Sensor Interface IC

Data Sheet

July 17, 2012

the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to

changes without notice.

38 of 62

Following coding applies:

Table 24: Meaning of master call bits I0 … I3 in Ext_Addr_4I/4O_Mode

Operation / Meaning

Parallel_Out_4I/4O = ‘0’

Parallel_Out_4I/4O = ‘1’

Master Call

Bit

I2 = ‘0’

I2 = ‘1’

I2 = ‘0’

I2 = ‘1’

D2 = I0

D3 = I1

D1 = unchanged

D0 = unchanged

D2 = unchanged

D3 = unchanged

D1 = I1

D0 = I0

D2 = I0

D3 = I1

D1 = DO1_tmp

D0 = DO0_tmp

D2 = unchanged

D3 = unchanged

D1 = unchanged

D0 = unchanged

DO1_tmp = I1

DO0_tmp = I0

I2: /Sel-bit for transmission to Bank_1 (D0/D1) / Bank_2 (D2/D3)

I3: /Sel-bit for A-Slave/B-Slave addressing

NOTES:

1 If I2 = ‘1’ then I0/I1 are directed to temporary data output registers DO0_tmp/DO1_tmp

2 If I2 = ‘0’ then I0/I1 are directed to the data output registers D2/D3 and DO0_tmp/DO1_tmp are directed to

the data output registers D0/D1

In order to ensure that both Bank_1 and Bank_2 data are refreshed continuously, the SAP5 supervises the

alternation of the I2 Sel-bit by use of the 4I/4O Watchdog. The 4I/4O Watchdog gets activated as soon as



The Communication Watchdog is activated (refer to Table 33).



The IC is operated in Extended Address Mode and the Ext_Addr_4I/4O_Mode flag is set (=’1’) in the

E²PROM.



Slave address is unequal to zero (0).



No E²PROM write access is active.



The slave is activated, i.e. the Data_Exchange_Disable flag is cleared.

If there is no alternation of the I2 bit for more than 327ms (+16ms) ms after the activation of the slave the

4I/4O Watchdog takes the following actions:



It generates Data and Parameter Strobe signals at the DSTBn an PSTBn pins with timing according to

Figure 6 and Figure 7.



After DSTBn an PSTBn strobe generation finished, the 4I/4O Watchdog invokes an unconditioned IC

Reset. It sets the Data_Exchange_Disable flag and - afterwards - starts the IC initialization procedure,

switching all Data and Parameter Outputs inactive.

Input data is captured and returned to the master at every cycle, independent of the value of information bit I2

4.8.5.

Special function of DSTBn

Beside its standard output function the Data Strobe Pin serves as external reset input for all operational

modes of the IC. Pulling the DSTBn pin LOW for more than a minimum reset time generates an unconditioned

reset of the IC, which is immediately followed by an initialization of the state machine (E²PROM read out).

Further information on the IC reset behavior, especially in regard to the signal timing, can be found at chapter

4.13 IC Reset.

SAP5SD-A-G1-R 数据表(PDF) 38 Page - List of Unclassifed Manufacturers

SAP5SD-A-G1-R 数据表(HTML) 38 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载