数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MICRF219A 数据表(PDF) 10 Page - Micrel Semiconductor

部件名 MICRF219A
功能描述  ASK/OOK Receiver
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICREL [Micrel Semiconductor]
网页  http://www.micrel.com
标志 MICREL - Micrel Semiconductor

MICRF219A 数据表(HTML) 10 Page - Micrel Semiconductor

Back Button MICRF219A Datasheet HTML 6Page - Micrel Semiconductor MICRF219A Datasheet HTML 7Page - Micrel Semiconductor MICRF219A Datasheet HTML 8Page - Micrel Semiconductor MICRF219A Datasheet HTML 9Page - Micrel Semiconductor MICRF219A Datasheet HTML 10Page - Micrel Semiconductor MICRF219A Datasheet HTML 11Page - Micrel Semiconductor MICRF219A Datasheet HTML 12Page - Micrel Semiconductor MICRF219A Datasheet HTML 13Page - Micrel Semiconductor MICRF219A Datasheet HTML 14Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
Micrel, Inc.
MICRF219A
July 2011
10
M9999-071811-A
RadioTech@micrel.com
Detector and Programmable Low-Pass Filter
The demodulation starts with the detector removing the
carrier from the IF signal. Post detection, the signal
becomes baseband information. The low-pass filter
further enhances the baseband signal. There are four
selectable low-pass filter BW settings: 1625Hz, 3250Hz,
6500Hz, and 13000Hz for 433.92MHz operation. The
low-pass filter BW is directly proportional to the crystal
reference
frequency,
and
hence
RF
Operating
Frequency. Filter BW values can be easily calculated by
direct scaling. Equation 5 illustrates filter Demod BW
calculation:
BWOperating Freq = BW@433.92MHz ×
433.92
(MHz)
Freq
Operating
Eq. 5
It is very important to select a suitable low-pass filter BW
setting for the required data rate to minimize bit error
rate. Use the operating curves that show BER vs. bit
rates for different D[4:3] settings as a guide.
This low-pass filter
−3dB corner, or the demodulation
BW, is set at 13000Hz @ 433.92MHz as default
(assuming both SEL0 and SEL1 pins are connected to
VDD). The low-pass filter can be set by changing register
bits D[4:3]. Table 2 demonstrates the scaling for
315MHz RF frequency:
D[4]
D[3]
Low-Pass
Filter BW
Maximum
Encoded Bit Rate
0
0
1625Hz
2.5kbps
0
1
3250Hz
5kbps
1
0
6500Hz
10kbps
1
1
13000Hz
20kbps
or (408) 944-0800
Table 1. Low-Pass Filter Selection @ 434MHz RF input
D[4]
D[3]
Low-Pass
Filter BW
Maximum
Encoded Bit Rate
0
0
1170Hz
1.8kbps
0
1
2350Hz
3.6kbps
1
0
4700Hz
7.2kbps
1
1
9400Hz
14.4kbps
Table 2. Low-Pass Filter Selection @ 315MHz RF input
Slicer and CTH
The signal prior to the slicer, labeled “Audio Signal” in
Figure 1, is still baseband analog signal. The data slicer
converts the analog signal into ones and zeros based on
50% of the slicing threshold voltage built up in the CTH
capacitor. After the slicer, the signal is demodulated
OOK digital data. When there is only thermal noise at
ANT pin, the voltage level on CTH pin is about 650mV.
This voltage starts to drop when there is RF signal
present. When the RF signal level is greater than
−100dBm, the voltage is about 400mV.
The value of the capacitor from CTH pin to GND is not
critical to the sensitivity of MICRF219A, although it
should be large enough to provide a stable slicing level
for the comparator. The value used in the evaluation
board of 0.1μF is good for all bit rates from 500bps to
20kbps.
CTH Hold Mode
If the internal demodulated signal (DO’ in Figure 1) is at
logic LOW for more than about 4msec, the chip
automatically enters CTH hold mode, which holds the
voltage on CTH pin constant even without RF input
signal. This is useful in a transmission gap, or
“deadtime”, used in many encoding schemes. When the
signal reappears, CTH voltage does not need to re-
settle, improving the time to output with no pulse width
distortion, or time to good data (TTGD).
AGC Loop and CAGC
The AGC comparator monitors the signal amplitude from
the output of the programmable low-pass filter. The AGC
loop in the chip regulates the signal at this point to be at
a constant level when the input RF signal is within the
AGC loop dynamic range (about
−115dBm to −40dBm).
When the chip first turns on, the fast charge feature
charges the CAGC node up with 120µA typical current.
When the voltage on CAGC increases, the gains of the
mixer and IF amplifier go up, increasing the amplitude of
the audio signal (as labeled in Figure 1), even with only
thermal noise at the LNA input. The fast-charge current
is disabled when the audio signal crosses the slicing
threshold, causing DO’ to go high, for the first time.
When an RF signal is applied, a fast attack period
ensues, when 600µA current discharges the CAGC
node to reduce the gain to a proper level. Once the loop
reaches equilibrium, the fast attack current is disabled,
leaving only 15µA to discharge CAGC or 1.5µA to
charge CAGC. The fast attack current is enabled only
when the RF signal increases faster than the ability of
the AGC loop to track it.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com