数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

BLE113 数据表(PDF) 20 Page - List of Unclassifed Manufacturers

部件名 BLE113
功能描述  Bluetooth v. 4.0, single mode compliant
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

BLE113 数据表(HTML) 20 Page - List of Unclassifed Manufacturers

Back Button BLE113 Datasheet HTML 16Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 17Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 18Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 19Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 20Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 21Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 22Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 23Page - List of Unclassifed Manufacturers BLE113 Datasheet HTML 24Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 30 page
background image
Bluegiga Technologies Oy
Page 20 of 30
Layout
Supply voltage
– If possible use solid power plane
– Make sure that solid GND plane follows the traces all the way
– Do not route supply voltage traces across separated GND regions so that the
path for the return current is cut
MIC input
– Place LC filtering and DC coupling capacitors symmetrically as close to audio
pins as possible
– Place MIC biasing resistors symmetrically as close to microhone as possible.
– Make sure that the bias trace does not cross separated GND regions (DGND ->
AGND) so that the path for the return current is cut. If this is not possible the do
not separate GND regions but keep one solid GND plane.
– Keep the trace as short as possible
Signals
GND
Power
Signals
Recommended PCB layer configuration
Figure 12: Typical 4-layer PCB construction
Overlapping GND layers without
GND stitching vias
Overlapping GND layers with
GND stitching vias shielding the
RF energy
Figure 13: Use of stitching vias to avoid emissions from the edges of the PCB
5.3 BLE113-A Layout Guide
For optimal performance of the antenna place the module at the corner of the PCB as shown in the figure 14.
Do not place any metal (traces, components, battery etc.) within the clearance area of the antenna. Connect
all the GND pins directly to a solid GND plane. Place the GND vias as close to the GND pins as possible. Use
good layout practices to avoid any excessive noise coupling to signal lines or supply voltage lines. Avoid
placing plastic or any other dielectric material closer than 5 mm from the antenna. Any dielectric closer than 5
mm from the antenna will detune the antenna to lower frequencies.
Figure 14: Recommended layout for BLE113-A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com