数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT90PWM2 数据表(PDF) 21 Page - ATMEL Corporation

部件名 AT90PWM2
功能描述  High Performance, Low Power Atmel
PDF  365 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT90PWM2 数据表(HTML) 21 Page - ATMEL Corporation

Back Button AT90PWM2 Datasheet HTML 17Page - ATMEL Corporation AT90PWM2 Datasheet HTML 18Page - ATMEL Corporation AT90PWM2 Datasheet HTML 19Page - ATMEL Corporation AT90PWM2 Datasheet HTML 20Page - ATMEL Corporation AT90PWM2 Datasheet HTML 21Page - ATMEL Corporation AT90PWM2 Datasheet HTML 22Page - ATMEL Corporation AT90PWM2 Datasheet HTML 23Page - ATMEL Corporation AT90PWM2 Datasheet HTML 24Page - ATMEL Corporation AT90PWM2 Datasheet HTML 25Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 365 page
background image
21
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
Figure 6-3.
On-chip Data SRAM Access Cycles
6.3
EEPROM Data Memory
The AT90PWM2/2B/3/3B contains 512 bytes of data EEPROM memory. It is organized as a
separate data space, in which single bytes can be read and written. The EEPROM has an
endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the
CPU is described in the following, specifying the EEPROM Address Registers, the EEPROM
Data Register, and the EEPROM Control Register.
For a detailed description of SPI and Parallel data downloading to the EEPROM, see “Serial
Downloading” on page 295, and “Parallel Programming Parameters, Pin Mapping, and Com-
mands” on page 284 respectively.
6.3.1
EEPROM Read/Write Access
The EEPROM Access Registers are accessible in the I/O space.
The write access time for the EEPROM is given in Table 6-2. A self-timing function, however,
lets the user software detect when the next byte can be written. If the user code contains instruc-
tions that write the EEPROM, some precautions must be taken. In heavily filtered power
supplies, V
CC is likely to rise or fall slowly on power-up/down. This causes the device for some
period of time to run at a voltage lower than specified as minimum for the clock frequency used.
For details on how to avoid problems in these situations seeSee “Preventing EEPROM Corrup-
tion” on page 26.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
Refer to the description of the EEPROM Control Register for details on this.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
clk
WR
RD
Data
Data
Address
Address valid
T1
T2
T3
Compute Address
CPU
Memory Access Instruction
Next Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com