| 数据搜索系统,热门电子元器件搜索 |
|
HMS81032TL 数据表(PDF) 27 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HMS81032TL 数据表(HTML) 27 Page - Hynix Semiconductor |
|
27 / 77 page ![]() HMS81004E/08E/16E/24E/32E 24 JUNE 2001 Ver 1.00 00DFh PORT R2 OPEN DRAIN ASSIGN REG. R2ODC R/W 00000000b 00E0h Reserved 00E1h Reserved 00E2h Reserved 00E3h Reserved 00E4h PORT R0 OPEN DRAIN ASSIGN REG. R0ODC R/W 00000000b 00E5h Reserved 00E6h Reserved 00E7h Reserved 00E8h Reserved 00E9h Reserved 00EAh Reserved 00EBh Reserved 00ECh Reserved 00EDh Reserved 00EEh Reserved 00EFh Reserved 00F0h SLEEP MODE REG. SLPM W - - - - - - - 0b 00F1h Reserved 00F2 Reserved 00F3h Reserved 00F4h Reserved 00F5h Reserved 00F6h STANDBY RELEASE LEVEL CONT. REG. 0 SRLC0 W 00000000b 00F7h STANDBY RELEASE LEVEL CONT. REG. 1 SRLC1 W 00000000b 00F8h PORT R0 PULL-UP REG. CONT. REG. R0PC W 00000000b 00F9h PORT R1 PULL-UP REG. CONT. REG. R1PC W 00000000b 00FAh PORT R2 PULL-UP REG. CONT. REG. R2PC W 00000000b 00FBh Reserved 00FCh Reserved 00FDh Reserved 00FEh Reserved 00FFh Reserved Registers are controlled by byte manipulation instruction such as LDM etc., do not use bit manipulation W Registers are controlled by both bit and byte manipulation instruction. R/W instruction such as SET1, CLR1 etc. If bit manipulation instruction is used on these registers, content of other seven bits are may varied to unwanted value. - : this bit location is reserved. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |