ICS1886M datasheet(2/10 Pages) ICST

2 / 10 page

ICS1886

Pin Descriptions

* Active Low Input.

CS1

CS0

LOOP

INPUT

CLOCK FREQ

MODE

REF FREQ or

CRYSTAL

VSS

Tx Data

32.064 MHz

Japan

4.008 MHz

VSS

VDD

VSS

Tx Data

34.368 MHz

Europe - E3

4.296 MHz

VDD

VSS

Tx Data

125.000 MHz

Ethernet

25.000 MHz

VDD

VSS

Tx Data

139.264 MHz

Europe - E4

17.408 MHz

VSS

VDD

Rx Data

32.064 MHz

Japan

4.008 MHz

VSS

VDD

Rx Data

34.368 MHz

Europe - E3

4.296 MHz

VDD

VSS

VDD

Rx Data

125.000MHz

Ehternet

25.000 MHz

VDD

Rx Data

139.264 MHz

Europe - E4

17.408 MHz

Table 1 - Device Clock Selection

NUMBER

PIN NAME

TYPE

DESCRIPTION

VSS

Negative supply voltage.

LT~

Loop Timing mode select.*

CD~

Carrier Detect input.*

TX+

Positive Transmit serial data output.

TX-

Negative Transmit serial data output.

VSS

Negative supply voltage.

IPRG1

PECL Output stage current set (TX).

RX-

Negative Receive serial data input.

RX+

Positive Receive serial data input.

LB~

Loop Back mode select.*

LOCK

Lock detect output.

CS1

Clock select 1 input.

CS0

Clock select 0 input.

VSS

Negative supply voltage.

IPRG2

PECL Output stage current set (TC, RC and RD).

VSS

Negative supply voltage.

RD+

Positive recovered data output

RD-

Negative recovered data output.

RC+

Positive recovered clock output.

RC-

Negative recovered clock output.

VDD

Positive supply voltage.

REF+

Positive reference clock/crystal input.

REF-

Negative reference clock/crystal input.

VDD

Positive supply voltage.

TC-

Negative Transmit clock output.

TC+

Positive Transmit clock output.

TD-

Negative Transmit data input.

TD+

Positive Transmit data input.

ICS1886M 数据表(PDF) 2 Page - Integrated Circuit Systems

ICS1886M 数据表(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10

数据表下载

链接网址

ICS1886M 数据表(PDF) 2 Page - Integrated Circuit Systems

ICS1886M 数据表(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10

数据表 下载

链接网址

数据表下载