| 数据搜索系统,热门电子元器件搜索 |
|
ICS8701 数据表(PDF) 11 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS8701 数据表(HTML) 11 Page - Integrated Circuit Systems |
|
11 / 15 page ![]() 8701CY www.icst.com/products/hiperclocks.html REV. B AUGUST 2, 2001 11 Integrated Circuit Systems, Inc. ICS8701 LOW SKEW ÷1, ÷2 CLOCK GENERATOR POWER CONSIDERATIONS This section provides information on power dissipation and junction temperature for the ICS8701-01. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8701-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V DD = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load. • Power (core) MAX = VDD_MAX * IDD_MAX = 3.465V * 95mA = 329.2mW • Power (outputs) MAX = 32mW/Loaded Output pair If all outputs are loaded, the total power is 20 * 32mW = 640mW Total Power _MAX (3.465V, with all outputs switching) = 329.2mW + 640mW = 969.2mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125°C. The equation for Tj is as follows: Tj = θ JA * Pd_total + TA Tj = Junction Temperature θ JA = junction-to-ambient thermal resistance Pd_total = Total device power dissipation (example calculation is in section 1 above) T A = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ JA must be used . Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: 70°C + 0.969W * 42.1°C/W = 110.8°C. This is well below the limit of 125°C This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer). θθθθθ JA by Velocity (Linear Feet per Minute) 0 200 500 Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. Table 6. Thermal Resistance θθθθθ JA for 48-pin LQFP, Forced Convection |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |