80960KA datasheet(21/43 Pages) INTEL

21 / 43 page

80960KA

1. Clock rise and fall times are not tested.

2. A float condition occurs when the maximum output current becomes less than ILO. Float delay is not tested; however, it should not be longer than

the valid delay.

3. LAD31:0, BADAC, HOLD, LOCK and READY are synchronous inputs. IAC/INT0, INT1, INT2/INTR and INT3 may be synchronous or asynchronous.

Table 7. 80960KA AC Characteristics (20 MHz)

Symbol

Parameter

Min

Max

Units

Notes

Input Clock

Processor Clock Period (CLK2)

125

VIN = 1.5V

Processor Clock Low Time (CLK2)

VIL = 10% Point = 1.2V

Processor Clock High Time

(CLK2)

VIH = 90% Point = 0.1V + 0.5 VCC

Processor Clock Fall Time (CLK2)

VIN = 90% Point to 10% Point (1)

Processor Clock Rise Time (CLK2)

VIN = 10% Point to 90% Point (1)

Synchronous Outputs

Output Valid Delay

T6H

HLDA Output Valid Delay

ALE Width

ALE Output Valid Delay

Output Float Delay

(2)

T9H

HLDA Output Float Delay

(2)

Synchronous Inputs

T10

Input Setup 1

(3)

T11

Input Hold

(3)

T11H

HOLD Input Hold

(3)

T12

Input Setup 2

(3)

T13

Setup to ALE Inactive

T14

Hold after ALE Inactive

T15

Reset Hold

T16

Reset Setup

T17

Reset Width

1025

41 CLK2 Periods Minimum

NOTES:

80960KA 数据表(PDF) 21 Page - Intel Corporation

80960KA 数据表(HTML) 21 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载