数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP82C237 数据表(PDF) 13 Page - Intersil Corporation

部件名 IP82C237
功能描述  CMOS High Performance Programmable DMA Controller
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

IP82C237 数据表(HTML) 13 Page - Intersil Corporation

Back Button IP82C237 Datasheet HTML 9Page - Intersil Corporation IP82C237 Datasheet HTML 10Page - Intersil Corporation IP82C237 Datasheet HTML 11Page - Intersil Corporation IP82C237 Datasheet HTML 12Page - Intersil Corporation IP82C237 Datasheet HTML 13Page - Intersil Corporation IP82C237 Datasheet HTML 14Page - Intersil Corporation IP82C237 Datasheet HTML 15Page - Intersil Corporation IP82C237 Datasheet HTML 16Page - Intersil Corporation IP82C237 Datasheet HTML 17Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 25 page
background image
4-160
registers to operate as in normal mode (Data-Width register
not accessible) until 16-bit transfer mode is again entered.
The four mask bits may also be cleared simultaneously by
using the Clear Mask Register command (see software com-
mands section). This command has no effect on the data-
width bits.
Temporary Register - The internal Temporary register is
used to hold data during memory-to-memory transfers. Fol-
lowing the completion of the transfers, the last byte moved
can be read by the microprocessor. In the case of 16-bit
transfers, only the least significant 8-bits of the last word
transferred are stored in this register. The Temporary regis-
ter always contains the last byte transferred in the previous
memory-to-memory operation, unless cleared by a RESET
or Master Clear.
Software Commands Affected by
16-Bit Mode
Master Clear - This software instruction has the same effect
as the hardware RESET. The Command, Status, Request,
and Temporary registers, and Internal First/Last Flip-Flop
and mode register counter are cleared and the Mask register
is set. When the Master Clear instruction occurs while in 16-
bit transfer mode, the 82C237 enters normal (8-bit) transfer
mode in the Idle cycle.
Clear Mask Register - This command clears the mask bits
of all four channels, enabling them to accept DMA requests.
This command has no effect on data-width bits in 16-bit
transfer mode.
OPERATION
A3
A2
A1
A0
IOR
IOW
Read Status Register
1000
0
1
Write Command Register
1000
1
0
Read Request Register
1001
0
1
Write Request Register
1001
1
0
Read Command Register
1010
0
1
Write Single Mask Bit (Note 1)
1010
1
0
Write All Data-Width Bits (Notes 1, 2)
1010
1
0
Read Mode Register
1011
0
1
Write Mode Register
1011
1
0
Set First/Last F/F
1100
0
1
Clear First/Last F/F
1100
1
0
Read Temporary Register
1101
0
1
Master Clear
1101
1
0
Clear Mode Reg. Counter
1110
0
1
Clear Mask Register
1110
1
0
Read All Mask/Data-Width Bits (Note 2)
1111
0
1
Write All Mask Bits
1111
1
0
NOTES:
1. The register to be written is determined by data bit 3.
2. Data-Width bits exist in 82C237, 16-bit mode only.
FIGURE 5. 16-BIT MODE SOFTWARE COMMAND CODES AND REGISTER CODES
82C237



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com