4-46

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Bias/Static Burn-In Circuit

NOTE:

1. All resistors are 47k

Ω ±20%.

NOTE:

1. System shown will select up to 56 input and 48 output ports. With additional decoding, the total number of input and output ports can be

further expanded.

FIGURE 6. TWO LEVEL I/O USING CDP1853 AND CDP1852

CDP1800 SERIES

N0 N1 N2

TPA

TPB

MRD BUS

1

CDP1853

DECODED

“61” INSTRUCTION

DATA BUS

NO, N1, N2

CL

CDP1852

CS2

CLOCK A

CLOCK B

CE

CDP1853

“62 - 6F”

INST.

I/O

7 INPUT,

6 OUTPUT

PORTS

CLOCK A

CLOCK B

CE

CDP1853

“62 - 6F”

INST.

I/O

7 INPUT,

6 OUTPUT

PORTS

NO, N1, N2

NO, N1, N2

I/O

7 INPUT,

6 OUTPUT

PORTS

CE

CLOCK A

CLOCK B

CDP1853

“62 - 6F”

INST.

SECTIONS 3 - 7

TPA

CS1

14

15

16

9

13

12

11

10

1

2

3

4

5

7

6

8

TYPE

TEMPERATURE

TIME

CDP1853C

7V

160 Hrs.

CDP1853/3, CDP1853C/3