17

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Waveforms

FIGURE 15. TIMING RELATIVE TO WR

FIGURE 16. OUTPUT RISE AND FALL TIMES

FIGURE 17. INPUT DATA TIMING

FIGURE 18. TIMING RELATIVE TO READ

FIGURE 19. TIMING RELATIVE TO FLCK AND CLKOUT

WR

C0-7,

A0-2

0.8V

2.0V

SCLK

DIN, MXIN,

SYNCIN,

SYNCMX

RD

A0-2

C0-7

CLKOUT

SYNCOUT

DOUT

FCLK

FSYNC

HSP43124