ACE302A datasheet(4/10 Pages) ACE

4 / 10 page

ACE302A

Low Voltage Detector with Built-in Delay Circuit

VER 1.2

Function description

When a voltage higher than the release voltage (+V

DET) is applied to the voltage input pin (VDD), the

voltage will gradually fall. When a voltage higher than the detect voltage(-V

DET) is applied to VDD, output

OUT) will be equal to the input at VDD.Note that high impedance exists at VOUT with the N-channel open

drain configuration. If the pin is pulled up, V

OUT T will be equal to the pull up voltage.

When V

DD falls below -VDET, VOUT will be equal to the ground voltage (VSS) level (detect state).Note that

this also applies to N-channel open drain configurations.

When V

DD falls to a level below that of the minimum operating voltage (VMIN) output will become unstable.

Because the output pin is generally pulled up with N-channel open drain configurations, output will be

equal to pull up voltage.

When V

DD rises above the VSS level (excepting levels lower than minimum operating voltage), VOUT

will be equal to VSS until V

DD reaches the +VDET level.

Although V

DD will rise to a level higher than +VDET, VOUT maintains ground voltage level via the delay

circuit.

Following transient delay time, V

DD will be output at VOUT.Note that high impedance exists with the

N-channel open drain configuration and that voltage will be dependent on pull up

ACE302A 数据表(PDF) 4 Page - ACE Technology Co., LTD.